


Offline controller for LED lighting with constant voltage primary-sensing and high power factor

Datasheet - production data



Features

- Quasi resonant (QR) topology
- Optimized output voltage accuracy at any load (PSR mode)
- Improved transient response and startup time
- Direct optocoupler connection for current loop regulation with feedback disconnection detection
- 800 V high voltage startup
- High power factor and low THD over wide range of input voltage and load variations
- High efficiency and output stability over wide voltage and current range
- Low startup and quiescent current
- Programmable minimum off-time
- Integrated input voltage detection for high power factor capability and protection triggering
- Latch-free device guaranteed by smart auto-reload timer (ART)
- 0-10 and PWM dimming compatible
- Remote control pin

Applications

- Single stage LED drivers with high power factor up to 75 W
- Two stages LED drivers up to 150 W

Description

The HVLED001A is an enhanced peak current mode controller capable of controlling high power factor (HPF) flyback or buck-boost topologies in LED drivers that have an output power of up to 150 W. Other topologies, such as buck, boost and SEPIC, can also be implemented.

ST's innovative high voltage technology allows direct connection of the HVLED001A device to the input voltage to start up the device and to monitor the input voltage, without the need for external components.

The device embeds advanced features to control either the output voltage or the output current precisely and reliably using a reduced number of mainly passive components. Startup and light load conditions are managed by dedicated operating schemes to improve the quality of the regulation of the output variable in the final application. Abnormal conditions such as open circuit, output short-circuit, input overvoltage/ undervoltage and circuit failures like open loop and overcurrent of the main switch are effectively controlled.

A smart auto-recover timer (ART) function is built-in to guarantee automatic application recovery, without loss of reliability.

Table 1. Device summary

| Order code | Package | Packaging |
|-------------|---------|---------------|
| HVLED001A | SSO10 | Tube |
| HVLED001ATR | | Tape and reel |


Contents

- 1 Block diagram 4**
- 2 Typical application - HPF flyback 5**
- 3 Pin settings 6**
- 4 Electrical data 8**
 - 4.1 Absolute maximum ratings 8
 - 4.2 Thermal data 8
- 5 Electrical characteristics 10**
- 6 Typical electrical characteristic 14**
- 7 Application information 15**
 - 7.1 Operating modes 15
 - 7.1.1 Startup mode 17
 - 7.1.2 Active mode 18
 - 7.1.3 Stop mode 18
 - 7.1.4 Low consumption mode 18
 - 7.1.5 Soft-start 18
 - 7.2 Control loop 19
 - 7.2.1 Current sense input 19
 - 7.2.2 Feedback input 20
 - 7.2.3 Zero current detection 20
 - 7.2.4 Primary side regulation feature 22
 - 7.2.5 Burst mode operation 22
 - 7.2.6 Gate driver 23
 - 7.3 IC supply management 23
 - 7.3.1 VCC supply management 23
 - 7.3.2 High voltage startup 24
 - 7.4 Auto-restart timer (ART) 24

| | | |
|----------|--|-----------|
| 7.5 | Protections | 25 |
| 7.5.1 | Overcurrent protection (OCP) | 25 |
| 7.5.2 | Input overvoltage protection (I-OVP) | 25 |
| 7.5.3 | Brownout protection (BO) | 25 |
| 7.5.4 | Optocoupler failure protection (OFP) | 25 |
| 7.5.5 | Output overvoltage protection (oOVP) | 25 |
| 7.6 | Disable and monitor feature | 26 |
| 8 | Package information | 27 |
| 8.1 | SSO10 package information | 27 |
| 9 | Revision history | 29 |


1 Block diagram

Figure 1. Block diagram



2 Typical application - HPF flyback

Figure 2. Typical application



3 Pin settings

Figure 3. Pin connection




Table 2. Pin description

| Symbol | Pin | Description |
|--------|-----|---|
| HVSU | 1 | High voltage startup and input voltage detection. The pin, able to withstand 800 V, is intended to be tied to the input voltage using a low value resistor (1 kΩ typ.) . It embeds the internal startup unit that charges the capacitor connected between the V _{CC} pin and GND pin during the startup and low consumption. During the operational mode, the voltage at this pin is used to both - measure the input voltage and detect input overvoltages. |
| N.C. | 2 | Not connected pin. |
| TOFF | 3 | A blanking time for zero voltage detection can be set applying a voltage to this pin. A minimum blanking time is obtained leaving the pin unconnected. |
| FB | 4 | Input for loop regulation. The pin is intended to be directly driven by the phototransistor (emitter-grounded) of an optocoupler and/or to be connected to the compensation network related to the output voltage primary side regulation loop. An upper threshold VOFP detects a failure of the optocoupler. The burst mode is also related to the voltage applied to this pin. |
| CTRL | 5 | This pin is used to disable the IC and generate the soft-start ramp. External active circuitry can be used to turn-off the application. |
| ZCD | 6 | Multiple function pin able to detect the zero current instant, to sense the output voltage for the primary side regulation and the input voltage for brownout detection. A negative-going edge triggers the MOSFET's turn-on, while an internal starter unit is active to generate the triggering signal when not externally available (e.g.: startup). |
| CS | 7 | Input to the current sense comparator for the power regulation. A second level overcurrent (OCP) threshold detects abnormal currents (e.g.: due to transformer's saturation) and, on this occurrence, activates the second level overcurrent protection procedure. |
| GND | 8 | Reference pin. |

Table 2. Pin description (continued)

| Symbol | Pin | Description |
|--------|-----|--|
| GD | 9 | Gate driver output. The output stage is able to drive the power MOSFET's and IGBT's gate. |
| VCC | 10 | Supply voltage of the IC. Internal UVLO logic prevents the operation at voltages that are insufficient for the efficient gate driving or signal processing. Both a bulk capacitor (typically around 10 μ F) and a high frequency filter capacitor (100 nF ceramic, mounted as close as possible to the device) are connected between this pin and GND. An internal clamp structure prevents accidental low energy spikes damaging the device. An external clamping device should be used to avoid the voltage applied to the VCC pin to overcome the AMR. |

4 Electrical data

4.1 Absolute maximum ratings

Table 3. Absolute maximum ratings

| Symbol | Pin | Parameter | Test condition | Min. | Max. | Unit |
|-----------|------|-------------------------------|---|-------|-----------------|------|
| VHVSU,bd | HVSU | HVSU breakdown voltage | IHVSU < 100 μ A, V _{CC} = 15 V _{DC} | 800 | | V |
| VHVSU,neg | HVSU | HVSU negative voltage | IHVSU source < 2 mA | - 0.3 | | V |
| VGD | GD | Maximum swing voltage | | - 0.3 | V _{CC} | V |
| VCS | CS | Current sense applied voltage | | - 0.3 | 7 | V |
| VZCD | ZCD | ZCD pin voltage | | | 7 | V |
| | | | Negative, I _{source} < 1 mA | - 0.3 | | V |
| VFB | FB | FB voltage | | - 0.3 | 3.6 | V |
| VCTRL | CTRL | CTRL voltage | Stop mode | - 0.3 | V _{CC} | V |
| ICTRL | CTRL | CTRL injected current | | | 1 | mA |
| VCC,MAX | VCC | IC supply voltage | | | 18 | V |
| VTOFF | TOFF | Maximum applied voltage | | - 0.3 | 7 | V |

Note: Where not otherwise indicated the AMR values are intended to be applied when $V_{CC} > V_{CC,on}$. When $V_{CC} < V_{CC,on}$ the minimum between the indicated value and $V_{CC} + 0.3$ V has to be considered.

4.2 Thermal data

Table 4. Thermal data

| Symbol | Parameter | Value | Unit |
|-------------------|--|------------|------|
| R _{thJA} | Thermal resistance junction to ambient | 120 | °C/W |
| T _J | Junction temperature operating range | -40 to 125 | °C |
| T _{stg} | Storage temperature range | -55 to 150 | °C |

Table 5. Recommended operating conditions

| Symbol | Parameter | Min. | Max. | Unit | Remarks |
|-----------------|---------------------------------|--------------------|---------|------|---|
| V _{CC} | V _{CC} supply voltage | V _{CC,su} | 16.5 | V | |
| VHV,op | HVSU negative voltage | 0 | 480 | V | Linearity not guaranteed between 480 V and VHVSU,bd |
| VFB | FB pin regulation voltage range | 1.085 | 2.8 | V | |
| VCS,op | CS pin operative condition | 0 | VCS,lim | V | |
| VZCD | ZCD pin operative voltage | Self limited | 3.3 | V | |
| IZCD_sink | ZCD pin operative current | IBO | 650 | μA | |
| VCTRL | CTRL pin operative voltage | VCTRL,dis | Vadis | V | |
| VTOFF | TOFF pin operative voltage | 0 | 3.3 | V | |

5 Electrical characteristics

$T_j = 40\text{ °C}$ to 125 °C , 25 °C production tested, $V_{CC} = 15\text{ V}$, unless otherwise specified.

Table 6. Electrical characteristics

| Symbol | Pin | Parameter | Test condition | Min. | Typ. | Max. | Unit |
|---------------------------------------|------|--------------------------------------|---|------|------|------|------|
| Supply voltage | | | | | | | |
| V _{cc,on} | VCC | Turn-on threshold | (1) | 11.8 | 13 | 14.2 | V |
| V _{cc,su} | VCC | Low consumption mode activation | Low consumption mode ⁽¹⁾ | 8.8 | 9.2 | 9.7 | V |
| | | | Startup | 2.2 | 3 | 3.8 | V |
| V _{cc,shd} | VCC | V _{CC} for IC reset | Low consumption ⁽¹⁾ | 7.8 | 8.5 | 9.2 | V |
| Supply current | | | | | | | |
| I _{start-up} | VCC | Startup current | Startup, V _{cc} < V _{cc,on} | | 125 | 250 | μA |
| I _{CC} | VCC | Operating supply current | No switching ⁽²⁾ | | | 3.15 | mA |
| | | | See Figure 4 on page 14 | | | | |
| I _q | VCC | Quiescent current | Low consumption mode, CTRL < VCTRL _{dis} | | 330 | 480 | μA |
| High-voltage startup generator | | | | | | | |
| VHV | HVSU | Breakdown voltage | IHV < 100 μA | 800 | | | V |
| VHVstart | HVSU | Start voltage | I _{VCC} < 100 μA | 40 | 46 | 55 | V |
| I _{charge,su} | VCC | Initial charging current | VHVSU > VHVstart, V _{cc} < 2 V | 0.25 | 0.43 | 0.8 | mA |
| I _{charge} | VCC | V _{CC} charge current | VHVSU > VHVstart, Startup, V _{CC} < V _{cc,on} | 2 | 3.4 | 5 | mA |
| I _{HV, ON} | HVSU | ON-state current | VHVSU > VHVstart, V _{cc} < 2 V | 0.3 | 0.65 | 1.1 | mA |
| | | | VHVSU > VHVstart, startup, V _{cc} < V _{cc,on} | 2.3 | 4 | 6 | |
| I _{HV, OFF} | HVSU | OFF-state leakage current | VHVSU = 400 V, active mode | | 18 | 30 | μA |
| Input voltage sensing | | | | | | | |
| V _{surge} | HVSU | Surge protection threshold | | 500 | 570 | 620 | V |
| T _{surge} | HVSU | Max. stop state duration after surge | VHVSU > V _{surge} ⁽³⁾ | 7 | 10 | 15 | ms |
| Feedback input | | | | | | | |
| V _{FB,ref} | FB | FB reference voltage | Active mode ^{(4), (5), (6)} | | 1 | | V |
| k _p | FB | Multiplier gain | Active mode, V _{FB} = 2.8 V, VHVSU = 300 V ⁽⁶⁾ | 0.35 | 0.4 | 0.46 | - |
| I _{FBsrc} | FB | FB pin pull-up current | Active mode, V _{ZCD,off} = 2.0 V, V _{FB} = 1.65 V | 0.67 | 1 | 1.35 | mA |

Table 6. Electrical characteristics (continued)

| Symbol | Pin | Parameter | Test condition | Min. | Typ. | Max. | Unit |
|--|-----|---|---|------|---------|------|------|
| IFBsnk | FB | FB pull-down current | Active mode, VZCD,off = 3.2 V, VFB = 1.65 V | 1.3 | 2 | 2.7 | mA |
| VBm | FB | Burst mode threshold | Active mode ⁽⁵⁾ | 0.97 | 1.054 | 1.11 | V |
| Tbm | FB | Burst mode repetition rate | VFB = 0.8 V ⁽³⁾ , VTOFF = 2.5 V | 0.8 | 1.04 | 1.4 | ms |
| VOFP | FB | Optocoupler failure protection threshold | Active mode ⁽⁵⁾ | 2.75 | 2.95 | 3.4 | V |
| TOFP | FB | Max. active mode duration after FB clamping | VFB > VFB,max ⁽³⁾ | 70 | 100 | 130 | ms |
| PSR function | | | | | | | |
| VREF,PSR | FB | PSR loop reference | Tamb = 25 °C ⁽⁷⁾ | 2.55 | 2.6 | 2.65 | V |
| | | | Over all temperature range ^{(4), (7)} | 2.5 | 2.6 | 2.7 | |
| gm | FB | Transconductance | Δ IFB = ± 10 µA, VFB = 1.65 V | 1.3 | 2.3 | 3.2 | mS |
| Current sense input⁽⁸⁾ | | | | | | | |
| VCS,lim | CS | Current sense reference clamp | VHVSU = DC voltage, VFB = 3.3 V, 1.9 V < VCTRL < 2.4 V | 620 | 750 | 890 | mV |
| VCS,min | CS | Current sense minimum level | | 30 | 55 | 80 | mV |
| ICS | CS | Current sense pin bias current | VCS = 500 mV ⁽⁴⁾ | | 2.5 | 5 | µA |
| TLEB | CS | Leading edge blanking | | 140 | 340 | 470 | ns |
| VOCP | CS | Saturation protection threshold | During Ton | 1 | 1.1 | 1.2 | V |
| TOCP | CS | Max. stop state duration after OCP | tpulse = 1 µs, amplitude 2 V ⁽³⁾ | 0.72 | 1.04 | 1.41 | ms |
| VCS_SS | CS | VCS during SS | VCTRL = 0.7 V | 280 | 348 | 450 | mV |
| | | | VCTRL = Vctrl,bias | | VCS,lim | | mV |
| ZCD input | | | | | | | |
| VZCD,arm | ZCD | ZCD arming threshold | After Tblank,min ⁽⁷⁾ | 0.42 | 0.5 | 0.6 | V |
| VZCD,trig | ZCD | ZCD triggering threshold | Negative going edge ⁽⁷⁾ | 0.24 | 0.3 | 0.38 | V |
| TBLANK,min | ZCD | ZCD min. blanking time | From MOS turn off | 1.5 | 3.2 | 4.6 | µs |
| TBLANK,var | ZCD | ZCD programmable blanking time | VTOFF = 0 V ⁽⁹⁾ , from 1 st ZCD trig after TBLANK,min | 120 | 200 | 290 | µs |
| VZCD,cl_l | ZCD | ZCD negative clamping voltage | IZCD src = 1 mA | -230 | -100 | | mV |

Table 6. Electrical characteristics (continued)

| Symbol | Pin | Parameter | Test condition | Min. | Typ. | Max. | Unit |
|--------------------|------|---|--|------|------|------|------|
| IZCdb | ZCD | ZCD pin biasing current | VZCD = 0.1 to 2.6 V ⁽⁴⁾ | | | 1 | µA |
| IBO | ZCD | Brownout detection level | Sourcing during on time | 65 | 105 | 140 | µA |
| TBO | ZCD | Brownout detection time | IZCD < IBO ⁽³⁾ | 70 | 100 | 130 | ms |
| Timing | | | | | | | |
| Trec | | Recovery time after opto failure, analogue disable or brownout | ⁽³⁾ | 1.7 | 2.5 | 3.2 | s |
| Gate driver | | | | | | | |
| VGDH | GD | Output high voltage | IGD,source = 5 mA | 14.5 | | | V |
| VGDL | GD | Output low voltage | IGD,sink = 5 mA | | | 0.1 | V |
| Isource | GD | Output source peak current | VGD = 7.5 V ⁽⁴⁾ | 0.3 | | | A |
| Isink | GD | Output sink peak current | VGD = 7.5 V ⁽⁴⁾ | 0.6 | | | A |
| Tf | GD | Fall time | CGD = 1 nF, from 13.5 V to 1.5 V | | 6 | | ns |
| Tr | GD | Rise time | CGD = 1 nF, from 1.5 V to 13.5 V | | 35 | | ns |
| VGD,shd | GD | Maximum voltage during shut-down | V _{CC} < V _{cc,shd} , IGD = 2 mA | 0.2 | 1 | 1.5 | V |
| CTRL input | | | | | | | |
| VCTRL,dis | CTRL | Disabling threshold | Negative going edge ⁽⁷⁾ | 0.4 | 0.5 | 0.6 | V |
| Vadis | CTRL | Timed disabling threshold | ⁽⁷⁾ | 2.4 | 2.6 | 2.85 | V |
| TADIS | CTRL | Max. operating interval after analog disable feature triggering | VCTRL > Vadis ⁽³⁾ | 70 | 100 | 130 | ms |
| Vctrl,bias | CTRL | CTRL biasing voltage | Tamb = 25 °C ⁽¹⁰⁾ | 1.84 | 2.05 | 2.26 | V |
| | | | Over whole temp. range | 1.75 | | 2.35 | |
| Ictrl,bias | CTRL | CTRL biasing current | VCTRL = 0 V | 5 | 10 | 15 | µA |
| Rctrl | CTRL | Internal parallel resistor | ⁽¹¹⁾ | | 205 | | kΩ |
| Vctrl,pd | CTRL | Pin voltage during low consumption (power good) | Low consumption, ICTRL = 0.2 mA | | | 0.2 | V |
| Veoss | CTRL | End of soft-start level | ⁽¹⁰⁾ Pulse duration greater than 5 µs | 1.7 | 1.8 | 1.95 | V |


Table 6. Electrical characteristics (continued)

| Symbol | Pin | Parameter | Test condition | Min. | Typ. | Max. | Unit |
|-----------------------------|------|------------------------------|----------------|------|------|------|------|
| TOFF characteristics | | | | | | | |
| VTOFF,fix | TOFF | Minimum fixed TBLANK voltage | (4) | | 2 | | V |
| koff | TOFF | TOFF characteristic slope | (4) | | 100 | | µs/V |
| ITOFFpu | TOFF | Pull-up current | | 6 | 12 | 18 | µA |
| VTOFF,bias | TOFF | Internal bias voltage | (4) | | 2.4 | | V |

1. Parameters in tracking group 1.
2. Calculated during testing procedure as difference between measured I_{CC} and FB source current.
3. Parameter calculated.
4. Parameters not tested in production.
5. Parameters in tracking group 2.
6. The Kp parameter includes the overall tolerances of the multiplier block defined as per note⁽⁸⁾.
7. Parameters in tracking group 3.
8. $VCS = k_p \cdot \frac{VHVSU}{VHVSU, pk} \cdot (VFB - VFB, ref)$ OR VCS, min , VHVSU, pk indicates the maximum value of VHVSU.
9. $TBLANK, var = koff \cdot (VTOFF, fix - VTOFF)$
10. Parameters in tracking group 4.
11. VCTRL, bias / ICTRL, bias.

6 Typical electrical characteristic

Figure 4. V_{CC} current consumption




7 Application information

7.1 Operating modes

The HVLED001A QR flyback controller is able to operate either as a single stage high power factor (HPF) flyback controller or as a DC/DC flyback controller in dual-stage topologies.


Application schematics of the two main topologies are reported in [Figure 5](#) and [Figure 6](#).

Figure 5. High power factor flyback - constant output current



AM039839

Figure 6. High power factor flyback – primary side regulated constant output voltage




The HVLED001A has four main operating modes: the startup mode, active mode, stop mode and low consumption mode.

7.1.1 Startup mode

This state is entered to begin the switching activity (during application's turn-on or exiting from the low consumption state). The HVSU is involved into the mechanism of VCC charging; all other peripherals, except the UVLO and logic supply, are turned off to minimize the startup time.

During this state the CTRL pin is internally pulled to ground.

Figure 7. Initial startup phase



7.1.2 Active mode

It is the normal operational mode. During this state the external MOSFET is driven accordingly to signals coming from the application in order to regulate the desired output parameter in the closed loop (peak current control method).

The active mode is exited when abnormal conditions are present or V_{CC} drops below the $V_{cc,su}$ threshold. The HVSU is inactive during the active mode.

7.1.3 Stop mode

This state is intended to stop the switching activity without turning off the entire function set, to quickly restart when abnormal or disabling conditions end. During this state the power consumption is not minimized and the soft-start procedure is not enabled.

7.1.4 Low consumption mode

This state is intended to stop the switching activity reducing the power consumption to a minimum level. The soft-start procedure is set to be performed when abnormal or disabling condition is removed.

During this state the VCC is kept between $V_{CC,su}$ and $V_{CC,on}$ by the high voltage startup unit (HVSU) delivering I_{charge} to the output capacitor.

Note: ***IMPORTANT: The HVSU charges the VCC so any other external voltage (including auxiliary winding) must be decoupled using a diode (e.g.: 1N4148).***

7.1.5 Soft-start

The soft-start phase is entered after the startup and every time the IC exits from the low consumption mode. This phase lasts until the voltage at the CTRL pin reaches the “end of soft-start” level (V_{eoss}).

The current sense maximum limit is derived from this voltage, therefore the charging time of a capacitor placed between the CTRL pin and GND defines the soft-start time.


During this phase some protections [optocoupler failure protection (OFP), brownout (BO) and analog disable (AN_DIS)] are ignored.

7.2 Control loop

The control loop is based on the current mode quasi resonant flyback control scheme and is therefore performed by turning off the MOSFET when the peak of its source current reaches the threshold set by the control loop, and by turning on the MOSFET in correspondence of the resonant valley following the demagnetization of the transformer or inductor.

A detail of the block involved into this scheme is shown in [Figure 8](#).

Figure 8. Control loop blocks



7.2.1 Current sense input

The peak of the primary current is read across a shunt resistor placed between the MOSFET's source and compared with a threshold equal to:

Equation 1

$$V_{CS} = k_p \cdot \frac{V_{HVSU}}{V_{HVSU, pk}} \cdot (V_{FB} - V_{FB,ref})$$

Where the term $V_{HVSU, pk}$ is the maximum value of the HVSU voltage within around 20 ms and is used to compensate the dependency on the input voltage of the open loop gain transfer function. The gain k_p collects all the proportional terms between the HVSU voltage and CS threshold.

A leading edge blanking time (LEB) is applied after the MOSFET's turn-on.

The V_{CS} signal is upper limited to a value that depends on the CTRL voltage and is lower limited to 55 mV.

A second level OCP threshold is present to temporarily stop the switching activity in case of inductor saturation.

7.2.2 Feedback input

The FB pin is intended to be connected to the compensation network for the primary side control (PSR) loop of the output voltage (see [Section 7.2.4](#)) as well as to be connected directly to the collector of the optocoupler that provides the galvanic insulation to the secondary side regulation control loop.

In case of constant output voltage applications, the PSR loop can be used to regulate the output voltage saving the secondary side error amplifier.

The FB voltage is also used as an input parameter for the burst mode operation described in [Section 7.2.5](#).

The pin embeds a protection to prevent from the operation with a failed optocoupler.

7.2.3 Zero current detection

The zero level detection is performed by a trigger logic that, once armed (if a ZCD voltage is higher than $V_{ZCD,arm}$ after $T_{blank,min}$ starting from GD turn-off instant), is sensitive to falling edges. The advanced ZCD logic is able to discriminate between the normal operation, output short-circuit or startup condition.

An internal blanking time prevents any triggering signal to activate the MOSFETs at the very beginning of the off-time, where spurious resonances could be present. As a result, the first falling edge occurring after the blanking time turns on the MOSFET.

To ensure a proper operation, the transformer has to be designed to guarantee that the inductor's demagnetization time is longer than TBLANK (at $V_{TOFF} > V_{TOFF,fix}$) when the V_{CS} value ([Equation 1](#)) is higher than 0.7 V (typ.).


The TOFF pin is intended to select the blanking time duration. If the pin is left unconnected a fixed blanking time is provided.

The TBLANK value depends on the TOFF voltage ([Figure 9](#)).

An internal starter provides the triggering signal whenever a valid arming signal is not detected.

The ZCD pin embeds a negative clamp to limit the negative-going current.

Figure 9. Tblank time vs. TBLANK voltage (typical, measured starting from first ZCD falling edge)



7.2.4 Primary side regulation feature

The ZCD pin is also used as input of the PSR error amplifier (E/A). The reference voltage of this loop is internally fixed to VREF,PSR and applied to the non-inverting input of the E/A. The output of such error amplifier is connected to the FB pin where the relevant compensation network has to be connected.


In a flyback or buck-boost topology the output voltage can be read from the primary side using an auxiliary winding of the power magnetic: in this case the output voltage is obtained using [Equation 2](#):

Equation 2

$$V_{out} = V_{REF,PSR} \cdot \frac{N_{SEC}}{N_{AUX}} \cdot \left(1 + \frac{R_{zcd}}{R_{fb}} \right)$$

The internal small signal model of the PSR E/A is obtained by considering the voltage gain ($G_V = 73$ dB) and the gain bandwidth product (GBWP = 1 MHz) and is illustrated in [Figure 10](#):

Figure 10. PSR E/A small signal model



7.2.5 Burst mode operation

As soon as the FB pin drops below V_{bm} the burst mode operating mode is entered. The switching activity is temporarily interrupted until the FB voltage returns above the V_{bm} value. An internal hysteresis improves the noise rejection of this feature. The FB biasing current follows the same rules as in the normal operation; therefore the burst mode operation is either defined by a secondary side error amplifier when an optocoupler is used or by the internal error amplifier if the PSR operation is on.

During the burst mode, the output voltage value is refreshed every millisecond by means of the generation of four switching pulses separated by the ZCD voltage's falling edge. The TBLANK,min interval is also present between each pulse.

A minimum power delivery is associated with the burst mode. A small preloading device (resistor or clamping Zener) should be placed on the output port to prevent the output voltage runaway when no load is connected to the output port.

7.2.6 Gate driver

The output stage, connected to VCC potential and capable of the 300 mA source and 600 mA sink current, is suitable to drive high current MOSFETs. The resulting managed power can be greater than 150 W.

7.3 IC supply management

The IC's voltage supply is managed by the UVLO circuitry together with the high voltage startup unit and reference generators. These logics define also supply currents during different operating conditions.

7.3.1 VCC supply management

The IC is designed to operate with a range of supply voltage to ensure optimum gate driving. An active limiting device is embedded to prevent low energy fluctuations to bring the VCC voltage above the technological constraints.

Both the active mode and the low consumption mode exhibit very low supply currents in order to meet the energy saving regulation.

The VCC pin can be driven independently from the HVSU pin's connection, for example when auxiliary supply voltage is present. In this case the HVSU pin will be used solely to monitor input voltage.

A bulk capacitor, having a capacitance of around 10 μ F, followed by a ceramic capacitor, having a typical capacitance of 100 nF and connected very tight to the V_{CC} pin, are necessary to properly sustain the V_{CC} voltage during all operating phases.

7.3.2 High voltage startup

The high voltage startup (HVSU) circuitry is primarily intended to provide the startup current to the VCC pin and maintain the IC responsive during low consumption modes.

This structure is able to sustain at least 800 V to avoid any damage in case of a surge or burst on the stage's input.

The overall structure is off until input voltage reaches the VHVSU,start threshold, after that it sources a minimum current (Icharge,su) to charge the VCC pin up to the Vcc,su threshold. This condition prevents the IC from severe damages in case of the short-circuit on the VCC pin.

At this VCC voltage a higher current (Icharge) is provided to the VCC to reach the VCC,on threshold. At this occurrence the active mode is invoked and the HVSU is turned off.

During other active mode's phases and the stop mode the HVSU is off.

If the low consumption mode is entered, the HVSU unit is turned on.

[Table 7](#) summarizes the HVSU behavior in all IC conditions.

Table 7. HVSU operating modes

| Operating condition (see Figure 7) | VCC range | OFF | Icharge,su | Icharge |
|---|------------------------|-----|------------|---------|
| All states if VIN < VHVSU,ON | - | X | | |
| Startup (logic startup) | 0 V ... Vcc,su | | X | |
| Startup (IC startup) | Vcc,su ... Vcc,on | | | X |
| Active mode | Vcc,su ... VCC,MAX | X | | |
| Stop mode | Vcc,su ... VCC,MAX | X | | |
| Low consumption mode | Vcc,su Vcc,on (rising) | | | X |
| Low consumption mode (after the end of entering conditions) | Vcc,su ... Vcc,on | | | X |

7.4 Auto-restart timer (ART)

The auto-restart timer unit is responsible for the generation of the protection intervals and of the restart times after the low consumption mode. A summary of all possible combinations of times is described in [Section 7.5](#).

7.5 Protections

A comprehensive set of protections is embedded to ensure a high level of reliability of the final application using a limited number of components.

7.5.1 Overcurrent protection (OCP)

To prevent any damage to active components in case of inductor's saturation the MOSFET is immediately turned off by fast OCP protection. At this occurrence the IC temporarily enters the stop state for a time equal to TOCP.

7.5.2 Input overvoltage protection (I-OVP)

Disturbances of the input voltage like surges or bursts may increase the voltage applied to the transformer primary side. Worst, an excessive input voltage could be applied to the application. These occurrences may result into MOSFET's damages during the off state when the drain voltage rises to V_{in} plus reflected voltage, eventually above the maximum absolute rating of the MOSFET itself.

An input voltage higher than V_{Surge} , measured by HVSU structure, immediately stops the IC. If the extra voltage diminishes before T_{surge} the device restarts immediately without activating the startup procedure, otherwise the low consumption mode is entered until the input voltage returns below the safety threshold. An internal hysteresis improves the noise rejection of this feature. In the latter case the ART activates the startup procedure.

7.5.3 Brownout protection (BO)

The current sourced by the ZCD pin's negative clamp during the on time is compared to a minimum value to determine whether the input voltage is lower than the input range specification (brownout protection). If a value lower than IBO for a time longer than TBO, managed by the ART, is detected the IC is stopped for Trec and then restarted.

When the protection is triggered, the ART performs the autoreloading procedure after Trec. The brownout protection is active during the active mode, but blanked during the soft-start.

7.5.4 Optocoupler failure protection (OFP)

This protection detects either the absence of the optocoupler control (no pull-down) or the overload condition for more than a time equal to TOFP and switches off the application putting the device in the low consumption mode. This prevents the output power from a rising above excessive values due to the loss of control.

The ART manages the TOFP interval and performs the auto-reloading procedure after Trec. The OFP is active during the active mode, but blanked during the soft-start.

7.5.5 Output overvoltage protection (oOVP)

In case of the ZCD sampled voltage is well above the $V_{REF,PSR}$ voltage (around 3 V) OTA provides an extra sink current (2 mA typ.) to the FB pin to speed up the energy transfer reduction and limiting the output voltage overshooting.

7.6 Disable and monitor feature

Several disabling means are available to externally disable the IC:

1. **Driving the CTRL pin low (CTRL_DIS):** this occurrence immediately puts the device in the low consumption mode; when the CTRL pin is left free, the internal biasing mean pulls up the voltage above the threshold entering the soft-start procedure.
2. **Driving the CTRL pin high (AN_DIS):** a CTRL voltage higher than the threshold for a time longer than T_{dis} causes the device to enter the low consumption mode. The ART timer performs an auto recover procedure after T_{rec} .

Anytime the HVLED001A device enters low consumption an internal pull-down discharges the soft-start capacitor and resets the soft-start time.

8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

8.1 SSO10 package information

Figure 11. SSO10 package outline




Table 8. SSO10 package mechanical data

| Symbol | Dimensions (mm) | | |
|--------|-----------------|------|------|
| | Min. | Typ. | Max. |
| A | | | 1.75 |
| A1 | 0.10 | | 0.25 |
| A2 | 1.25 | | |
| b | 0.31 | | 0.51 |
| c | 0.17 | | 0.25 |
| D | 4.80 | 4.90 | 5 |
| E | 5.80 | 6 | 6.20 |
| E1 | 3.80 | 3.90 | 4 |
| e | | 1 | |
| h | 0.25 | | 0.50 |
| L | 0.40 | | 0.90 |
| K | 0° | | 8° |

9 Revision history

Table 9. Document revision history

| Date | Revision | Changes |
|-------------|-----------------|---|
| 24-Mar-2016 | 1 | Initial release. |
| 26-May-2016 | 2 | Updated document status to Datasheet - production data on page 1. |

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved