



**MB90911AS/F912BS/V950AMAS**

## **F<sup>2</sup>MC-16LX MB90910 Series 16-bit Microcontroller**

The MB90910 series, loaded 1 channel FULL-CAN controller and Flash ROM, is general-purpose Cypress 16-bit microcontroller designing for automotive and industrial applications. Its main feature is the on-board CAN controllers, which conform to Ver 2.0 Part A and Part B, while supporting a very flexible message buffer scheme and so offering more functions than a normal FULL-CAN approach. With the new 0.18  $\mu\text{m}$  CMOS technology, Cypress now offers on-chip Flash ROM program memory up to 128 Kbytes. The power supply (1.8 V) is supplied to the MCU core from an internal regulator circuit. This creates a major advantage in terms of EMI and power consumption.

The internal PLL clock frequency multiplier provides an internal 31.25 ns instruction execution time from an external 4 MHz clock. The unit features a 4-channel input capture unit 1 channel 16-bit free-run timer, 2-channel LIN-UART, 1-channel UART, and 16-channel 8/10-bit A/D converter as the peripheral resource.

### **Features**

#### **Clock**

- Built-in PLL clock frequency multiplication circuit
- Selection of machine clocks (PLL clocks) is allowed among frequency division by 2 on oscillation clock and multiplication of 1 to 8 times of oscillation clock (for 4 MHz oscillation clock, 4 MHz to 32 MHz)
- Minimum execution time of instruction : 31.25 ns (when operating with 4-MHz oscillation clock and 8-time multiplied PLL clock)

#### **Instruction system best suited to controller**

- 16 Mbytes CPU memory space
- 24-bit internal addressing
- Wide choice of data types (bit, byte, word, and long word)
- Wide choice of addressing modes (23 types)
- Enhanced multiply-divide instructions with sign and RETI instructions
- Enhanced high-precision computing with 32-bit accumulator

#### **Instruction system compatible with high-level language (C language) and multitask**

- Employing system stack pointer
- Enhanced various pointer indirect instructions
- Barrel shift instructions

#### **Increased processing speed**

4-byte instruction queue

#### **Powerful interrupt function**

- Powerful 8-level, 34-condition interrupt feature
- Up to 8 channels external interrupts are supported

#### **CPU-independent automatic data transfer function**

Expanded intelligent I/O service function (EI<sup>2</sup>OS) : up to 16 channels

#### **Low power consumption (standby) mode**

- Sleep mode (a mode that halts CPU operating clock)
- Main timer mode (timebase timer mode that is transferred from main clock mode)
- PLL timer mode (timebase timer mode that is transferred from PLL clock mode)
- Stop mode (a mode that stops oscillation clock)
- CPU blocking operation mode

#### **Process**

CMOS technology

#### **I/O port**

General purpose input/output port (CMOS output) :  
- 36 ports

#### **Timer**

- Timebase timer, watchdog timer : 1 channel
- 8/16-bit PPG timer : 8-bit  $\times$  6 channels or 16-bit  $\times$  3 channels
- 16-bit reload timer : 2 channels
- 16-bit input/output timer
  - -16-bit free-run timer : 1 channel (FRT0 : ICU 0/1/2/3)
  - -16-bit input capture : (ICU) : 4 channels

#### **FULL-CAN controller : 1 channel**

- Compliant with CAN specifications Version 2.0 Part A and B
- 16 message buffers are built in
- CAN wake-up function

#### **UART (LIN/SCI) : LIN-UART $\times$ 2 channels, UART $\times$ 1 channel**

- Equipped with full-duplex double buffer
- Clock-asynchronous or clock-synchronous serial transmission is available

**DTP/External interrupt : up to 8 channels, CAN  
wake-up : up to 1 channel**

Module for activation of expanded intelligent I/O service (EI<sup>2</sup>OS)  
and generation of external interrupt by external input

**Delay interrupt generator module**

Generates interrupt request for task switching

**8/10-bit A/D converter : 16 channels**

- Resolution is selectable between 8-bit and 10-bit
- Activation by external trigger input is allowed
- Conversion time : 3  $\mu$ s (at 24 MHz machine clock, including sampling time)

**Program patch function**

Address matching detection for 6 address pointers

**Capable of changing input voltage for port**

Automotive/CMOS-Schmitt input level (initial level is Automotive in single-chip mode)

**ROM security function**

The content of ROM can be protected (Only MASK ROM product).

**Flash memory security function**

Protects the content of Flash memory

**Contents**

<b>Product Lineup</b> .....	<b>4</b>	AC Characteristics .....	43
<b>Pin Assignment</b> .....	<b>6</b>	Clock Timing .....	43
<b>Pin Description</b> .....	<b>7</b>	Reset Standby Input .....	45
<b>I/O Circuit Type</b> .....	<b>10</b>	Power-on Reset .....	46
<b>Handling Devices</b> .....	<b>15</b>	UART .....	46
<b>Block Diagrams</b> .....	<b>18</b>	Trigger Input Timing .....	51
<b>Memory Map</b> .....	<b>20</b>	Timer Related Resource Input Timing .....	52
<b>I/O Map</b> .....	<b>21</b>	Timer Related Resource Output Timing .....	52
<b>CAN Controllers</b> .....	<b>29</b>	CAN PLL cycle jitter .....	53
<b>Interrupt Factors, Interrupt Vectors,</b>		A/D Converter .....	54
<b>Interrupt Control Register</b> .....	<b>36</b>	Definition of A/D Converter Terms .....	56
<b>Electrical Characteristics</b> .....	<b>38</b>	Flash Memory Program/Erase Characteristics .....	59
Absolute Maximum Ratings .....	38	<b>Ordering Information</b> .....	<b>60</b>
Recommended Conditions .....	40	<b>Package Dimension</b> .....	<b>61</b>
DC Characteristics .....	41	<b>Major Changes</b> .....	<b>62</b>

**1. Product Lineup**

Part number	MB90V950AMAS	MB90F912BS	MB90911AS
Type	Evaluation product	Flash memory product	MASK ROM product
CPU	F <sup>2</sup> MC-16LX CPU		
System clock	On-chip PLL clock multiplier (×1, ×2, ×3, ×4, ×6, ×8, 1/2 when PLL stops) Minimum instruction execution time : 31.25 ns (4 MHz osc. PLL ×8)		
ROM	External	128 Kbytes	64 Kbytes
RAM	30 Kbytes	8 Kbytes	4 Kbytes
Emulator-specific power supply* <sup>1</sup>	Yes	—	
FPGA data* <sup>2</sup>	Rev 050617	—	
Adaptor board* <sup>2</sup>	MB2147-20 Rev.04C or later	—	
Technology	0.35 μm CMOS with built-in power supply regulator	0.18 μm CMOS with built-in power supply regulator	
Operation voltage range	5 V ± 10 %	3.0 V to 5.5 V : When normal operating	
Operating ambient temperature	—	-40 °C to +105 °C	
Package	PGA-299	LQFP-48	
UART	LIN-UART × 7 channels	LIN-UART × 2 channels, UART × 1 channel	
	Wide range of baud rate settings using a dedicated reload timer Special synchronous options for adapting to different synchronous serial protocols LIN functionality working either as master or slave LIN device (Supported by LIN-UART only)		
I <sup>2</sup> C (400 kbps)	2 channels	—	
A/D converter	24 input channels	16 input channels	
	10-bit or 8-bit resolution Conversion time : Min 3 μs include sample time (per one channel)		
16-bit Reload timer	4 channels	2 channels	
	Operation clock frequency : $f_{sys}/2^1$ , $f_{sys}/2^3$ , $f_{sys}/2^5$ ( $f_{sys}$ = Machine clock frequency) Supports External Event Count function		
16-bit I/O timer	2 channels	1 channel	
	Generates an interrupt signal on overflow Operation clock freq. : $f_{sys}$ , $f_{sys}/2^1$ , $f_{sys}/2^2$ , $f_{sys}/2^3$ , $f_{sys}/2^4$ , $f_{sys}/2^5$ , $f_{sys}/2^6$ , $f_{sys}/2^7$ ( $f_{sys}$ = Machine clock freq.) I/O Timer 0 (clock input FRCK0) corresponds to ICU0/1/2/3, OCU 0/1/2/3 I/O Timer 1 (clock input FRCK1) corresponds to ICU4/5/6/7, OCU 4/5/6/7		
16-bit Output compare	8 channels	—	
	Generates an interrupt signal when one of the 16-bit I/O timer matches the output compare register A pair of compare registers can be used to generate an output signal.		

*(Continued)*

(Continued)


Part number Parameter	MB90V950AMAS	MB90F912BS	MB90911AS
16-bit Input capture	8 channels	4 channels	
	Rising edge, falling edge or rising & falling edge sensitive Signals an interrupt upon external event		
8/16-bit PPG	8 channels (16-bit) /16 channels (8-bit) Sixteen 8-bit reload counters Sixteen 8-bit reload registers for L pulse width Sixteen 8-bit reload registers for H pulse width	3 channels (16-bit) /6 channels (8-bit) Six 8-bit reload counters Six 8-bit reload registers for L pulse width Six 8-bit reload registers for H pulse width	
	Supports 8-bit and 16-bit operation modes A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler plus 8-bit reload counter Operating clock freq. : $f_{sys}$ , $f_{sys}/2^1$ , $f_{sys}/2^2$ , $f_{sys}/2^3$ , $f_{sys}/2^4$ or $128 \mu s @ f_{osc} = 4 \text{ MHz}$ ( $f_{sys}$ = Machine clock frequency, $f_{osc}$ = Oscillation clock frequency)		
CAN controller	3 channels	1 channel	
	Conforms to CAN Specification Version 2.0 Part A and B Automatic re-transmission in case of error Automatic transmission in response to Remote Frames Prioritized 16 message buffers for data and ID's Supports multiple messages Flexible configuration of acceptance filtering : Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps		
DTP/External interrupt (8 channels)	Can be used rising edge, falling edge, starting up by H/L level input, external interrupt, expanded intelligent I/O services (EI <sup>2</sup> OS)		
D/A Converter	8-bit × 2 channels	—	
I/O Ports	Virtually all external pins can be used as general purpose I/O port All ports are push-pull outputs Bit-wise settable as input/output or peripheral signal Can be configured 8 as CMOS schmitt trigger/ automotive inputs (in blocks of 8 pins) TTL input level settable for external bus (32-pin only for external bus)		
Flash memory (Flash memory product only)	Supports automatic programming, Embedded Algorithm Write/Erase/Erase-Suspend/Resume commands A flag indicating completion of the algorithm Boot block configuration Erase can be performed on each block Flash Security		

\*1: It is setting of Jumper switch (TOOL VCC) when emulator (MB2147-01) is used. Please refer to the Emulator hardware manual for the details.

\*2: Contact the sales or support representative if using other than those above of FPGA data and adaptor boards.

## 2. Pin Assignment

■ MB90F912BS, MB90911AS



### 3. Pin Description

Pin No.	Pin name	I/O circuit type*	Function
1	AV <sub>CC</sub>	I	V <sub>CC</sub> power input pin for analog circuit.
2	AVR	—	Power (V <sub>ref+</sub> ) input pin for A/D converter. It should be below V <sub>CC</sub> .
3 to 7	P60 to P64	H	General-purpose I/O port.
	AN0 to AN4		Analog input pins for A/D converter.
8 to 10	P65 to P67	H	General-purpose I/O port.
	AN5 to AN7		Analog input pins for A/D converter.
	PPGA (B) , PPGC (D) , PPGE (F)		Output pins for PPG.
11	P80	F	General-purpose I/O port.
	ADTG		Trigger input pin for A/D converter.
	INT12R		External interrupt request input pin for INT12R.
12	P50	L	General-purpose I/O port.
	AN8		Analog input pin for A/D converter.
	SIN2		Serial data input pin for UART2.
13	P51	H	General-purpose I/O port.
	AN9		Analog input pin for A/D converter.
	SOT2		Serial data output pin for UART2.
14	P52	H	General-purpose I/O port.
	AN10		Analog input pin for A/D converter.
	SCK2		Clock I/O pin for UART2.
15	P53	H	General-purpose I/O port.
	AN11		Analog input pin for A/D converter.
	TIN3		Event input pin for reload timer 3.
16	P54	H	General-purpose I/O port.
	AN12		Analog input pin for A/D converter.
	TOT3		Output pin for reload timer 3
	INT8		External interrupt request input pin for INT8.
17	P55	H	General-purpose I/O port.
	AN13		Analog input pin for A/D converter.
	INT10		External interrupt request input pin for INT10.

(Continued)

Pin No.	Pin name	I/O circuit type*	Function
18	P56	H	General-purpose I/O port (Different I/O circuit type from MB90V950AMAS).
	AN14		Analog input pin for A/D converter.
	INT11		External interrupt request input pin for INT11.
19	P57	H	General-purpose I/O port (Different I/O circuit type from MB90V950AMAS).
	AN15		Analog input pin for A/D converter.
	INT13		External interrupt request input pin for INT13.
20	MD2	D	Input pin for operation mode specification.
21, 22	MD1, MD0	C	Input pins for operation mode specification.
23	$\overline{RST}$	E	Reset input pin.
24	V <sub>CC</sub>	—	Power input pin (3.5 V to 5.5 V) .
25	V <sub>SS</sub>	—	Power input pin (0 V) .
26	C	I	Power supply stabilization capacitor pin. It should be connected to a higher than or equal to 0.1 $\mu$ F ceramic condenser.
27	X0	A	Oscillation input pin.
28	X1		Oscillation output pin.
29 to 32	P27 to P24	G	General-purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
	IN3 to IN0		Event input pins for input capture 0 to 3.
33 to 35	P23 to P21	J	General-purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. High current output port (Different I/O circuit type from MB90V950AMAS).
	PPGF (E) , PPGD (C) , PPGB(A)		Output pins for PPG.
36	P20	J	General-purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. High current output port (Different I/O circuit type from MB90V950AMAS).
37	P85	K	General-purpose I/O port.
	SIN1		Serial data input pin for UART1.
38	P87	F	General-purpose I/O port.
	SCK1		Clock I/O pin for UART1.
39	P86	F	General-purpose I/O port.
	SOT1		Serial data output pin for UART1.

*(Continued)*









(Continued)

Pin No.	Pin name	I/O circuit type*	Function
40	P43	F	General-purpose I/O port.
	TX1		TX output pin for CAN1 controller.
41	P42	F	General-purpose I/O port.
	RX1		RX input pin for CAN1 controller.
	INT9R		External interrupt request input pin for INT9R.
42	P83	F	General-purpose I/O port.
	SOT0		Serial data output pin for UART0.
	TOT2		Output pin for reload timer 2.
43	P84	F	General-purpose I/O port.
	SCK0		Clock I/O pin for UART0.
	INT15R		External interrupt request input pin for INT15R.
44	P82	K	General-purpose I/O port.
	SIN0		Serial data input pin for UART0.
	INT14R		External interrupt request input pin for INT14R.
	TIN2		Event input pin for reload timer 2.
45	P44	F	General-purpose I/O port (Different I/O circuit type from MB90V950AMAS).
	FRCK0		Free-run timer 0 clock input pin.
46, 47	P40, P41	F	General-purpose I/O port
48	AV <sub>SS</sub>	I	V <sub>SS</sub> power input pin for analog circuit.




\* : For the I/O circuit type, refer to "I/O Circuit Type".

**4. I/O Circuit Type**




Type	Circuit	Remarks
A		<p>Oscillation circuit : High-speed oscillation feedback resistor = approx. 1 MΩ (MASK ROM product, Flash memory product)</p>
		<p>Oscillation circuit : High-speed oscillation feedback resistor = approx. 1 MΩ (Evaluation product)</p>
B		Unused
C		<ul style="list-style-type: none"> <li>• MASK ROM product / Evaluation product : CMOS hysteresis input pin</li> <li>• Flash memory product : CMOS input pin</li> </ul>
D		<ul style="list-style-type: none"> <li>• MASK ROM product / Evaluation product : CMOS hysteresis input pin</li> <li>• Flash memory product : <ul style="list-style-type: none"> <li>- CMOS input pin</li> <li>- No Pull-down</li> </ul> </li> </ul>

Type	Circuit	Remarks
E	 <p>The diagram shows a square symbol representing a pin. A vertical line goes up from the pin to a resistor labeled 'Pull-up resistor', which is connected to a ground symbol. A horizontal line goes right from the pin to a resistor labeled 'R', which is then connected to the input of a CMOS hysteresis input block. This block is enclosed in a dashed box and contains two inverters connected in a feedback loop. The output of the second inverter is connected back to the input of the first inverter. The label 'CMOS hysteresis inputs' points to the input of the first inverter.</p>	CMOS hysteresis input pin

(Continued)


Type	Circuit	Remarks
F		<ul style="list-style-type: none"> <li>• CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>• CMOS hysteresis inputs (<math>V_{IH} 0.8V_{CC}</math> <math>V_{IL} 0.2V_{CC}</math>) (With the standby-time input shutdown function)</li> <li>• Automotive input (With the standby-time input shutdown function)</li> </ul>
G		<ul style="list-style-type: none"> <li>• CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>• CMOS hysteresis inputs (<math>V_{IH} 0.8V_{CC}</math> <math>V_{IL} 0.2V_{CC}</math>) (With the standby-time input shutdown function)</li> <li>• Automotive input (With the standby-time input shutdown function)</li> </ul>
H		<ul style="list-style-type: none"> <li>• CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>• CMOS hysteresis inputs (<math>V_{IH} 0.8V_{CC}</math> <math>V_{IL} 0.2V_{CC}</math>) (With the standby-time input shutdown function)</li> <li>• Automotive input (With the standby-time input shutdown function)</li> <li>• A/D analog input</li> </ul>

(Continued)

Type	Circuit	Remarks
I		<p>Protection circuit for power supply input</p>
J		<ul style="list-style-type: none"> <li>• CMOS level output (<math>I_{OL} = 20 \text{ mA}</math>, <math>I_{OH} = -14 \text{ mA}</math>) (MB90V950: <math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>• CMOS hysteresis inputs (<math>V_{IH} 0.8V_{CC}</math> <math>V_{IL} 0.2V_{CC}</math>) (With the standby-time input shutdown function)</li> <li>• Automotive input (With the standby-time input shutdown function)</li> </ul>
K		<ul style="list-style-type: none"> <li>• CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>• CMOS hysteresis input (<math>V_{IH} 0.7V_{CC}</math> <math>V_{IL} 0.3V_{CC}</math>) (With standby-time input shutdown function)</li> <li>• Automotive input (With standby-time input shutdown function)</li> <li>• CMOS hysteresis inputs (<math>V_{IH} 0.8V_{CC}</math> <math>V_{IL} 0.2V_{CC}</math>) (With the standby-time input shutdown function)</li> </ul>

(Continued)

(Continued)

Type	Circuit	Remarks
L	 <p>The diagram shows a pull-up resistor R connected to a P-channel MOSFET (Pout) and an N-channel MOSFET (Nout). The resistor R is also connected to a CMOS hysteresis input, an Automotive input, CMOS hysteresis inputs, Standby control for input shutdown, and an Analog input.</p>	<ul style="list-style-type: none"> <li>• CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>• CMOS hysteresis inputs (<math>V_{IH} 0.8V_{CC}</math> <math>V_{IL} 0.2V_{CC}</math>) (With the standby-time input shutdown function)</li> <li>• Automotive input (With the standby-time input shutdown function)</li> <li>• CMOS hysteresis input (<math>V_{IH} 0.7V_{CC}</math> <math>V_{IL} 0.3V_{CC}</math>) (With the standby-time input shutdown function)</li> <li>• A/D analog input</li> </ul>

## 5. Handling Devices

### 1. Preventing latch-up

CMOS IC chips may suffer latch-up under the following conditions :

- A voltage higher than  $V_{CC}$  pin or lower than  $V_{SS}$  pin is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between  $V_{CC}$  pin and  $V_{SS}$  pin.
- The  $AV_{CC}$  power supply is applied before the  $V_{CC}$  voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

Use meticulous care not to exceed the rating.

For the same reason, also be careful not to let the analog power-supply voltage ( $AV_{CC}$ , AVR) exceed the digital power-supply voltage.

### 2. Treatment of unused pins

Leaving unused input pins open may result in permanent damage of the device due to misbehavior or latch-up. Therefore, they must be pulled up or pulled down through resistors. In this case, those resistors should be more than 2 k $\Omega$ .

Unused bidirectional pins should be set to the output state and can be left open, or the input state with the above described connection.

### 3. Using external clock


The high-speed oscillator pins (X0, X1) can not be used for external clock inputs.

### 4. Notes on during operation of PLL clock mode

On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, Cypress will not guarantee results of operations if such failure occurs.

### 5. Power supply pins ( $V_{CC}/V_{SS}$ )

- If there are multiple  $V_{CC}$  and  $V_{SS}$  pins, from the point of view of device design, pins to be of the same potential are connected the inside of the device to prevent malfunction such as latch-up.  
To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the  $V_{CC}$  and  $V_{SS}$  pins to the power supply and ground externally.
- Connect  $V_{CC}$  and  $V_{SS}$  pins to the device from the current supply source at a low impedance.
- As a measure against power supply noise, connect a capacitor of about 0.1  $\mu\text{F}$  as a bypass capacitor between  $V_{CC}$  pin and  $V_{SS}$  pin in the vicinity of  $V_{CC}$  and  $V_{SS}$  pins of the device.



### 6. Pull-up/down resistors

- The MB90910 series does not support internal pull-up/down resistors (Port 2 : built-in pull-up resistors) . Use external components where needed.

### 7. Crystal oscillator circuit

Noises around X0 or X1 pin may be possible causes of malfunctions. Make sure to provide bypass capacitors via shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, that lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board artwork surrounding X0 and X1 pins with a ground area for stabilizing the operation. Please ask the crystal maker to evaluate the oscillational characteristics of the crystal and this device.

### 8. Turning-on sequence of power supply to A/D converter and analog inputs

Make sure to turn on the A/D converter power supply ( $AV_{CC}$  and AVR) and analog inputs (AN0 to AN15) after turning-on the digital power supply ( $V_{CC}$ ) .

Turn-off the digital power after turning off the A/D converter power supply and analog inputs. In this case, make sure that the voltage does not exceed AVRH or  $AV_{CC}$ .

### 9. Connection of unused pins of A/D converter if A/D converter is not used

Connect unused pins of A/D converter to  $AV_{CC} = V_{CC}$ ,  $AV_{SS} = AVR = V_{SS}$ .

### 10. Notes on energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50  $\mu\text{s}$  or more (0.2 V to 2.7 V) .



**11. Stabilization of power supply voltage**

A sudden change in the power supply voltage may cause the device to malfunction even within the specified  $V_{CC}$  power supply voltage operating guarantee range. Therefore, the  $V_{CC}$  power supply voltage should be stabilized.

For reference, the power supply voltage should be controlled so that  $V_{CC}$  ripple variations (peak-to-peak value) at commercial frequencies (50 Hz/60 Hz) fall below 10% of the standard  $V_{CC}$  power supply voltage and the coefficient of transient fluctuation does not exceed 0.1 V/ms at instantaneous power switching.

**12. Initialization**

In the device, there are internal registers which are initialized only by a power-on reset. To initialize these registers, turn on the power again.

**13. Notes on using CAN function**

To use CAN function, please set '1' to DIRECT bit of CAN direct mode register (CDMR) .  
If DIRECT bit is set to '0' (initial value) , wait states will be performed when accessing CAN registers.

Note : Please refer to Hardware Manual of "MB90910 series for detail of CAN Direct Mode Register".

**14. Flash security function**

The security bit is located in the area of the Flash memory.

If protection code 01<sub>H</sub> is written in the security bit, the Flash memory is in the protected state by security.

Therefore, please do not write 01<sub>H</sub> in this address if you do not use the security function.

Please refer to following table for the address of the security bit.

	Flash memory size	Address for security bit
MB90F912BS	Embedded 1 Mbit Flash Memory	FE0001 <sub>H</sub>


**15. Correspondence with  $T_A = +105\text{ °C}$  or more**

If used exceeding  $T_A = +105\text{ °C}$ , please consult with us due to the restricted reliability.


It is ensured to write/erase data to the Flash memory between  $T_A = -40\text{ °C}$  and  $+105\text{ °C}$ .

## 6. Block Diagrams


### ■ MB90V950AMAS



■ **MB90F912BS, MB90911AS**



**7. Memory Map**



Note : The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits are the same, the table in ROM can be referred without using the far specification in the pointer declaration.  
 For example, an attempt to access 00C000<sub>H</sub> practically accesses the value at FFC000<sub>H</sub> in ROM.  
 The ROM area in bank FF exceeds 32 Kbytes, and its entire image cannot be shown in bank 00.  
 The image between FF8000<sub>H</sub> and FFFFFFF<sub>H</sub> is visible in bank 00, while the image between FF0000<sub>H</sub> and FF7FFF<sub>H</sub> is visible only in bank FF.

**8. I/O Map**

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
000000 <sub>H</sub> ,00 0001 <sub>H</sub>	Reserved				
000002 <sub>H</sub>	Port 2 Data Register	PDR2	R/W	Port 2	XXXXXXXX <sub>B</sub>
000003 <sub>H</sub>	Reserved				
000004 <sub>H</sub>	Port 4 Data Register	PDR4	R/W	Port 4	XXXXXXXX <sub>B</sub>
000005 <sub>H</sub>	Port 5 Data Register	PDR5	R/W	Port 5	XXXXXXXX <sub>B</sub>
000006 <sub>H</sub>	Port 6 Data Register	PDR6	R/W	Port 6	XXXXXXXX <sub>B</sub>
000007 <sub>H</sub>	Reserved				
000008 <sub>H</sub>	Port 8 Data Register	PDR8	R/W	Port 8	XXXXXXXX <sub>B</sub>
000009 <sub>H</sub> ,00 000A <sub>H</sub>	Reserved				
00000B <sub>H</sub>	Port 5 Analog Input Enable Register	ADER5	R/W	Port 5, A/D	1111111 <sub>B</sub>
00000C <sub>H</sub>	Port 6 Analog Input Enable Register	ADER6	R/W	Port 6, A/D	1111111 <sub>B</sub>
00000D <sub>H</sub>	Reserved				
00000E <sub>H</sub>	Input Level Select Register 0	ILSR0	R/W	Ports	XXXXXXXX <sub>B</sub>
00000F <sub>H</sub>	Input Level Select Register 1	ILSR1	R/W	Ports	XXXX0XXX <sub>B</sub>
000010 <sub>H</sub> ,00 0011 <sub>H</sub>	Reserved				
000012 <sub>H</sub>	Port 2 Direction Register	DDR2	R/W	Port 2	0000000 <sub>B</sub>
000013 <sub>H</sub>	Reserved				
000014 <sub>H</sub>	Port 4 Direction Register	DDR4	R/W	Port 4	0000000 <sub>B</sub>
000015 <sub>H</sub>	Port 5 Direction Register	DDR5	R/W	Port 5	0000000 <sub>B</sub>
000016 <sub>H</sub>	Port 6 Direction Register	DDR6	R/W	Port 6	0000000 <sub>B</sub>
000017 <sub>H</sub>	Reserved				
000018 <sub>H</sub>	Port 8 Direction Register	DDR8	R/W	Port 8	0000000 <sub>B</sub>
000019 <sub>H</sub>	Reserved				
00001A <sub>H</sub>	Port A Direction Register	DDRA	W	Port A	0000111 <sub>B</sub>
00001B <sub>H</sub> to 00001D <sub>H</sub>	Reserved				
00001E <sub>H</sub>	Port 2 Pull-up Control Register	PUCR2	R/W	Port 2	0000000 <sub>B</sub>
00001F <sub>H</sub>	Reserved				

*(Continued)*

Address	Register	Abbrevia- tion	Access	Resource name	Initial value
000020 <sub>H</sub>	Serial Mode Register 0	SMR0	W, R/W	UART0	00000000 <sub>B</sub>
000021 <sub>H</sub>	Serial Control Register 0	SCR0	W, R/W		00000000 <sub>B</sub>
000022 <sub>H</sub>	Reception/Transmission Data Register 0	RDR0/TDR0	R/W		00000000 <sub>B</sub> / 11111111 <sub>B</sub>
000023 <sub>H</sub>	Serial Status Register 0	SSR0	R, R/W		00001000 <sub>B</sub>
000024 <sub>H</sub>	Extended Communication Control Register 0	ECCR0	R, W, R/W		000000XX <sub>B</sub>
000025 <sub>H</sub>	Extended Status/Control Register 0	ESCR0	R/W		00000X00 <sub>B</sub>
000026 <sub>H</sub>	Baud Rate Generator Register 00	BGR00	R/W, R		00000000 <sub>B</sub>
000027 <sub>H</sub>	Baud Rate Generator Register 01	BGR01	R/W, R		00000000 <sub>B</sub>
000028 <sub>H</sub>	Serial Mode Register 1	SMR1	W, R/W	UART1	00000000 <sub>B</sub>
000029 <sub>H</sub>	Serial Control Register 1	SCR1	W, R/W		00000000 <sub>B</sub>
00002A <sub>H</sub>	Reception/Transmission Data Register 1	RDR1/TDR1	R/W		00000000 <sub>B</sub> / 11111111 <sub>B</sub>
00002B <sub>H</sub>	Serial Status Register 1	SSR1	R, R/W		00001000 <sub>B</sub>
00002C <sub>H</sub>	Extended Communication Control Register 1	ECCR1	R, W, R/W		000000XX <sub>B</sub>
00002D <sub>H</sub>	Extended Status/Control Register 1	ESCR1	R/W		00000X00 <sub>B</sub>
00002E <sub>H</sub>	Baud Rate Generator Register 10	BGR10	R/W, R		00000000 <sub>B</sub>
00002F <sub>H</sub>	Baud Rate Generator Register 11	BGR11	R/W, R		00000000 <sub>B</sub>
000030 <sub>H</sub> to 00003A <sub>H</sub>	Reserved				
00003B <sub>H</sub>	Address Detect Control Register 1	PACSR1	R/W	Address Match Detection 1	11000000 <sub>B</sub>
00003C <sub>H</sub> to 000043 <sub>H</sub>	Reserved				
000044 <sub>H</sub>	PPGA Operation Mode Control Register	PPGCA	W, R/W	16-bit PPG A/B	01000111 <sub>B</sub>
000045 <sub>H</sub>	PPGB Operation Mode Control Register	PPGCB	W, R/W		01000001 <sub>B</sub>
000046 <sub>H</sub>	PPGA/B Count Clock Select Register	PPGAB	R/W		00000010 <sub>B</sub>
000047 <sub>H</sub>	Reserved				
000048 <sub>H</sub>	PPG C Operation Mode Control Register	PPGCC	W, R/W	16-bit PPG C/D	01000111 <sub>B</sub>
000049 <sub>H</sub>	PPG D Operation Mode Control Register	PPGCD	W, R/W		01000001 <sub>B</sub>
00004A <sub>H</sub>	PPG C/PPG D Count Clock Select Register	PPGCD	R/W		00000010 <sub>B</sub>
00004B <sub>H</sub>	Reserved				

*(Continued)*

Address	Register	Abbreviation	Access	Resource name	Initial value
00004C <sub>H</sub>	PPG E Operation Mode Control Register	PPGCE	W, R/W	16-bit PPG E/F	01000111 <sub>B</sub>
00004D <sub>H</sub>	PPG F Operation Mode Control Register	PPGCF	W, R/W		01000001 <sub>B</sub>
00004E <sub>H</sub>	PPG E/PPG F Count Clock Select Register	PPGEF	R/W		00000010 <sub>B</sub>
00004F <sub>H</sub>	Reserved				
000050 <sub>H</sub>	Input Capture Control Status 0/1	ICS01	R/W	Input Capture 0/1	00000000 <sub>B</sub>
000051 <sub>H</sub>	Input Capture Edge 0/1	ICE01	R/W, R		111010XX <sub>B</sub>
000052 <sub>H</sub>	Input Capture Control Status 2/3	ICS23	R/W	Input Capture 2/3	00000000 <sub>B</sub>
000053 <sub>H</sub>	Input Capture Edge 2/3	ICE23	R		111111XX <sub>B</sub>
000054 <sub>H</sub> to 000063 <sub>H</sub>	Reserved				
000064 <sub>H</sub>	Timer Control Status 2	TMCSR2	R/W	16-bit Reload Timer 2	00000000 <sub>B</sub>
000065 <sub>H</sub>	Timer Control Status 2	TMCSR2	R/W		11110000 <sub>B</sub>
000066 <sub>H</sub>	Timer Control Status 3	TMCSR3	R/W	16-bit Reload Timer 3	00000000 <sub>B</sub>
000067 <sub>H</sub>	Timer Control Status 3	TMCSR3	R/W		11110000 <sub>B</sub>
000068 <sub>H</sub>	A/D Control Status 0	ADCS0	R/W	A/D Converter	00011110 <sub>B</sub>
000069 <sub>H</sub>	A/D Control Status 1	ADCS1	R/W, W		00000001 <sub>B</sub>
00006A <sub>H</sub>	A/D Data 0	ADCR0	R		00000000 <sub>B</sub>
00006B <sub>H</sub>	A/D Data 1	ADCR1	R		11111100 <sub>B</sub>
00006C <sub>H</sub>	A/D Converter Setting 0	ADSR0	R/W		00000000 <sub>B</sub>
00006D <sub>H</sub>	A/D Converter Setting 1	ADSR1	R/W		00000000 <sub>B</sub>
00006E <sub>H</sub>	Reserved				
00006F <sub>H</sub>	ROM Mirror Function Select Register	ROMM	W	ROM Mirror	11111101 <sub>B</sub>
000070 <sub>H</sub> to 00007F <sub>H</sub>	Reserved				
000080 <sub>H</sub> to 00008F <sub>H</sub>	Reserved for CAN Controller 1. Refer to "CAN Controllers"				
000090 <sub>H</sub> to 00009D <sub>H</sub>	Reserved				
00009E <sub>H</sub>	Address Detect Control Register 0	PACSR0	R/W	Address Match Detection 0	11000000 <sub>B</sub>

(Continued)

Address	Register	Abbreviation	Access	Resource name	Initial value
00009F <sub>H</sub>	Delayed Interrupt/Release Register	DIRR	R/W	Delayed Interrupt Generation module	11111110 <sub>B</sub>
0000A0 <sub>H</sub>	Low-power Consumption Mode Control Register	LPMCR	W, R/W	Low-Power Consumption Control Circuit	00011000 <sub>B</sub>
0000A1 <sub>H</sub>	Clock Selection Register	CKSCR	R, R/W	Low-Power consumption Control Circuit	11111100 <sub>B</sub>
0000A2 <sub>H</sub> to 0000A7 <sub>H</sub>	Reserved				
0000A8 <sub>H</sub>	Watchdog Timer Control Register	WDTC	R, W	Watchdog Timer	XXXXX111 <sub>B</sub>
0000A9 <sub>H</sub>	Timebase Timer Control Register	TBTC	W, R/W	Timebase Timer	11100100 <sub>B</sub>
0000AA <sub>H</sub>	Reserved				
0000AB <sub>H</sub> to 0000AD <sub>H</sub>	Reserved				
0000AE <sub>H</sub>	Flash memory Control Status Register (Flash Devices only. Otherwise reserved)	FMCS	R, R/W	Flash Memory	000X0000 <sub>B</sub>
0000AF <sub>H</sub>	Reserved				
0000B0 <sub>H</sub>	Interrupt Control Register 00	ICR00	W, R/W	Interrupt Control	00000111 <sub>B</sub>
0000B1 <sub>H</sub>	Interrupt Control Register 01	ICR01	W, R/W		00000111 <sub>B</sub>
0000B2 <sub>H</sub>	Interrupt Control Register 02	ICR02	W, R/W		00000111 <sub>B</sub>
0000B3 <sub>H</sub>	Interrupt Control Register 03	ICR03	W, R/W		00000111 <sub>B</sub>
0000B4 <sub>H</sub>	Interrupt Control Register 04	ICR04	W, R/W		00000111 <sub>B</sub>
0000B5 <sub>H</sub>	Interrupt Control Register 05	ICR05	W, R/W		00000111 <sub>B</sub>
0000B6 <sub>H</sub>	Interrupt Control Register 06	ICR06	W, R/W		00000111 <sub>B</sub>
0000B7 <sub>H</sub>	Interrupt Control Register 07	ICR07	W, R/W		00000111 <sub>B</sub>
0000B8 <sub>H</sub>	Interrupt Control Register 08	ICR08	W, R/W		00000111 <sub>B</sub>
0000B9 <sub>H</sub>	Interrupt Control Register 09	ICR09	W, R/W		00000111 <sub>B</sub>
0000BA <sub>H</sub>	Interrupt Control Register 10	ICR10	W, R/W		00000111 <sub>B</sub>
0000BB <sub>H</sub>	Interrupt Control Register 11	ICR11	W, R/W		00000111 <sub>B</sub>
0000BC <sub>H</sub>	Interrupt Control Register 12	ICR12	W, R/W		00000111 <sub>B</sub>
0000BD <sub>H</sub>	Interrupt Control Register 13	ICR13	W, R/W		00000111 <sub>B</sub>
0000BE <sub>H</sub>	Interrupt Control Register 14	ICR14	W, R/W		00000111 <sub>B</sub>
0000BF <sub>H</sub>	Interrupt Control Register 15	ICR15	W, R/W		00000111 <sub>B</sub>
0000C0 <sub>H</sub>	Reserved				

*(Continued)*



Address	Register	Abbreviation	Access	Resource name	Initial value
0000C1 <sub>H</sub>	Reserved				
0000C2 <sub>H</sub>	Reserved				
0000C3 <sub>H</sub> to 0000C9 <sub>H</sub>	Reserved				
0000CA <sub>H</sub>	External Interrupt Enable 1	ENIR1	R/W	DTP/External Interrupt	00000000 <sub>B</sub>
0000CB <sub>H</sub>	External Interrupt Source 1	EIRR1	R/W		XXXXXXXX <sub>B</sub>
0000CC <sub>H</sub>	Detection Level Setting 1	ELVR1	R/W		00000000 <sub>B</sub>
0000CD <sub>H</sub>					00000000 <sub>B</sub>
0000CE <sub>H</sub>	External Interrupt Source Select	EISSR	R/W		00000000 <sub>B</sub>
0000CF <sub>H</sub>	PLL clock Control Register	PSCCR	W	PLL	11110000 <sub>B</sub>
0000D0 <sub>H</sub> to 0000D7 <sub>H</sub>	Reserved				
0000D8 <sub>H</sub>	Serial Mode Register 2	SMR2	W, R/W	UART2	00000000 <sub>B</sub>
0000D9 <sub>H</sub>	Serial Control Register 2	SCR2	W, R/W		00000000 <sub>B</sub>
0000DA <sub>H</sub>	Reception/Transmission Data Register 2	RDR2/ TDR2	R/W		00000000 <sub>B</sub> / 11111111 <sub>B</sub>
0000DB <sub>H</sub>	Serial Status Register 2	SSR2	R, R/W		00001000 <sub>B</sub>
0000DC <sub>H</sub>	Extended Communication Control Register 2	ECCR2	R, W, R/W		000000XX <sub>B</sub>
0000DD <sub>H</sub>	Extended Status/Control Register 2	ESCR2	R/W		00000X00 <sub>B</sub>
0000DE <sub>H</sub>	Baud Rate Generator Register 20	BGR20	R/W, R		00000000 <sub>B</sub>
0000DF <sub>H</sub>	Baud Rate Generator Register 21	BGR21	R/W, R		00000000 <sub>B</sub>
0000E0 <sub>H</sub> to 0000FF <sub>H</sub>	Reserved				
007900 <sub>H</sub> to 007913 <sub>H</sub>	Reserved				
007914 <sub>H</sub>	Reload Register LA	PRLLA	R/W	16-bit PPG A/B	XXXXXXXX <sub>B</sub>
007915 <sub>H</sub>	Reload Register HA	PRLHA	R/W		XXXXXXXX <sub>B</sub>
007916 <sub>H</sub>	Reload Register LB	PRLLB	R/W		XXXXXXXX <sub>B</sub>
007917 <sub>H</sub>	Reload Register HB	PRLHB	R/W		XXXXXXXX <sub>B</sub>
007918 <sub>H</sub>	Reload Register LC	PRLLC	R/W	16-bit PPG C/D	XXXXXXXX <sub>B</sub>
007919 <sub>H</sub>	Reload Register HC	PRLHC	R/W		XXXXXXXX <sub>B</sub>
00791A <sub>H</sub>	Reload Register LD	PRLLD	R/W		XXXXXXXX <sub>B</sub>
00791B <sub>H</sub>	Reload Register HD	PRLHD	R/W		XXXXXXXX <sub>B</sub>

*(Continued)*

Address	Register	Abbreviation	Access	Resource name	Initial value
00791C <sub>H</sub>	Reload Register LE	PRLLE	R/W	16-bit PPG E/F	XXXXXXXX <sub>B</sub>
00791D <sub>H</sub>	Reload Register HE	PRLHE	R/W		XXXXXXXX <sub>B</sub>
00791E <sub>H</sub>	Reload Register LF	PRLLF	R/W		XXXXXXXX <sub>B</sub>
00791F <sub>H</sub>	Reload Register HF	PRLHF	R/W		XXXXXXXX <sub>B</sub>
007920 <sub>H</sub>	Input Capture Register 0	IPCP0	R	Input Capture 0/1*	00000000 <sub>B</sub>
007921 <sub>H</sub>	Input Capture Register 0	IPCP0	R		00000000 <sub>B</sub>
007922 <sub>H</sub>	Input Capture Register 1	IPCP1	R		00000000 <sub>B</sub>
007923 <sub>H</sub>	Input Capture Register 1	IPCP1	R		00000000 <sub>B</sub>
007924 <sub>H</sub>	Input Capture Register 2	IPCP2	R	Input Capture 2/3*	00000000 <sub>B</sub>
007925 <sub>H</sub>	Input Capture Register 2	IPCP2	R		00000000 <sub>B</sub>
007926 <sub>H</sub>	Input Capture Register 3	IPCP3	R		00000000 <sub>B</sub>
007927 <sub>H</sub>	Input Capture Register 3	IPCP3	R		00000000 <sub>B</sub>
007928 <sub>H</sub> to 00793F <sub>H</sub>	Reserved				
007940 <sub>H</sub>	Timer Data Register 0	TCDT0	R/W	I/O Timer 0	00000000 <sub>B</sub>
007941 <sub>H</sub>	Timer Data Register 0	TCDT0	R/W		00000000 <sub>B</sub>
007942 <sub>H</sub>	Timer Control Status Register 0	TCCSL0	R/W		00000000 <sub>B</sub>
007943 <sub>H</sub>	Timer Control Status Register 0	TCCSH0	R/W		01100000 <sub>B</sub>
007944 <sub>H</sub> to 00794B <sub>H</sub>	Reserved				
00794C <sub>H</sub>	Timer Register 2/Reload Register 2	TMR2/TMRL R2	R/W	16-bit Reload Timer 2	XXXXXXXX <sub>B</sub>
00794D <sub>H</sub>			R/W		XXXXXXXX <sub>B</sub>
00794E <sub>H</sub>	Timer Register 3/Reload Register 3	TMR3/TMRL R3	R/W	16-bit Reload Timer 3	XXXXXXXX <sub>B</sub>
00794F <sub>H</sub>			R/W		XXXXXXXX <sub>B</sub>
007950 <sub>H</sub> to 00795F <sub>H</sub>	Reserved				
007960 <sub>H</sub>	Reserved				
007961 <sub>H</sub> to 00796D <sub>H</sub>	Reserved				
00796E <sub>H</sub>	CAN Direct Mode Register (MB90V950AMAS only)	CDMR	R/W	CAN clock sync	11111110 <sub>B</sub>
00796F <sub>H</sub> to 0079A1 <sub>H</sub>	Reserved				

*(Continued)*

Address	Register	Abbreviation	Access	Resource name	Initial value
0079A2 <sub>H</sub>	Flash Write Control Register 0	FWR0	R/W	Flash	00000000 <sub>B</sub>
0079A3 <sub>H</sub>	Flash Write Control Register 1	FWR1	R/W		00000000 <sub>B</sub>
0079A4 <sub>H</sub> to 0079B1 <sub>H</sub>	Reserved				
0079B2 <sub>H</sub>	Reserved				
0079B3 <sub>H</sub> to 0079B7 <sub>H</sub>	Reserved				
0079B8 <sub>H</sub>	Reserved				
0079B9 <sub>H</sub>	Reserved				
0079BA <sub>H</sub>	Reserved				
0079BB <sub>H</sub>	Reserved				
0079BC <sub>H</sub>	Reserved				
0079BD <sub>H</sub>	Reserved				
0079BE <sub>H</sub>	Reserved				
0079BF <sub>H</sub>	Reserved				
0079C0 <sub>H</sub> to 0079DF <sub>H</sub>	Reserved				
0079E0 <sub>H</sub>	Detect Address Setting Register 0	PADR0	R/W	Address Match Detection 0	XXXXXXXX <sub>B</sub>
0079E1 <sub>H</sub>	Detect Address Setting Register 0	PADR0	R/W		XXXXXXXX <sub>B</sub>
0079E2 <sub>H</sub>	Detect Address Setting Register 0	PADR0	R/W		XXXXXXXX <sub>B</sub>
0079E3 <sub>H</sub>	Detect Address Setting Register 1	PADR1	R/W		XXXXXXXX <sub>B</sub>
0079E4 <sub>H</sub>	Detect Address Setting Register 1	PADR1	R/W		XXXXXXXX <sub>B</sub>
0079E5 <sub>H</sub>	Detect Address Setting Register 1	PADR1	R/W		XXXXXXXX <sub>B</sub>
0079E6 <sub>H</sub>	Detect Address Setting Register 2	PADR2	R/W		XXXXXXXX <sub>B</sub>
0079E7 <sub>H</sub>	Detect Address Setting Register 2	PADR2	R/W		XXXXXXXX <sub>B</sub>
0079E8 <sub>H</sub>	Detect Address Setting Register 2	PADR2	R/W	XXXXXXXX <sub>B</sub>	
0079E9 <sub>H</sub> to 0079EF <sub>H</sub>	Reserved				

*(Continued)*

(Continued)

Address	Register	Abbreviation	Access	Resource name	Initial value
0079F0 <sub>H</sub>	Detect Address Setting Register 3	PADR3	R/W	Address Match Detection 1	XXXXXXXX <sub>B</sub>
0079F1 <sub>H</sub>	Detect Address Setting Register 3	PADR3	R/W		XXXXXXXX <sub>B</sub>
0079F2 <sub>H</sub>	Detect Address Setting Register 3	PADR3	R/W		XXXXXXXX <sub>B</sub>
0079F3 <sub>H</sub>	Detect Address Setting Register 4	PADR4	R/W		XXXXXXXX <sub>B</sub>
0079F4 <sub>H</sub>	Detect Address Setting Register 4	PADR4	R/W		XXXXXXXX <sub>B</sub>
0079F5 <sub>H</sub>	Detect Address Setting Register 4	PADR4	R/W		XXXXXXXX <sub>B</sub>
0079F6 <sub>H</sub>	Detect Address Setting Register 5	PADR5	R/W		XXXXXXXX <sub>B</sub>
0079F7 <sub>H</sub>	Detect Address Setting Register 5	PADR5	R/W		XXXXXXXX <sub>B</sub>
0079F8 <sub>H</sub>	Detect Address Setting Register 5	PADR5	R/W		XXXXXXXX <sub>B</sub>
0079F9 <sub>H</sub> to 007BFF <sub>H</sub>	Reserved				
007C00 <sub>H</sub> to 007CFF <sub>H</sub>	Reserved for CAN Controller. Refer to “CAN Controllers”				
007D00 <sub>H</sub> to 007DFF <sub>H</sub>	Reserved for CAN Controller. Refer to “CAN Controllers”				
007E00 <sub>H</sub> to 007FFF <sub>H</sub>	Reserved				

\* : The initial value of MB90V950AMAS is XXXXXXXX<sub>B</sub>.

- Notes :
- Initial value of “X” represents undefined value.
  - Do not write to reserved address in I/O map. A read access to reserved addresses results in reading “X”.

## 9. CAN Controllers

- Conforms to CAN Specification Ver 2.0 Part A and Part B
  - Supports transmission/reception in standard frame and extended frame formats
- Supports transmitting of data frames by receiving remote frames
- 16 transmitting/receiving message buffers
  - 29-bit ID and 8-byte data
  - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
  - 2 acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 kbps/s to 1 Mbps/s (when input clock is at 16 MHz)

### List of Control Registers (1)

Address	Register	Abbreviation	Access	Initial Value
<b>CAN1</b>				
000080 <sub>H</sub>	Message buffer valid register	BVALR	R/W	00000000 00000000 <sub>B</sub>
000081 <sub>H</sub>				
000082 <sub>H</sub>	Transmit request register	TREQR	R/W	00000000 00000000 <sub>B</sub>
000083 <sub>H</sub>				
000084 <sub>H</sub>	Transmit cancel register	TCANR	W	00000000 00000000 <sub>B</sub>
000085 <sub>H</sub>				
000086 <sub>H</sub>	Transmission complete register	TCR	R/W	00000000 00000000 <sub>B</sub>
000087 <sub>H</sub>				
000088 <sub>H</sub>	Receive complete register	RCR	R/W	00000000 00000000 <sub>B</sub>
000089 <sub>H</sub>				
00008A <sub>H</sub>	Remote request receiving register	RRTRR	R/W	00000000 00000000 <sub>B</sub>
00008B <sub>H</sub>				
00008C <sub>H</sub>	Receive overrun register	ROVRR	R/W	00000000 00000000 <sub>B</sub>
00008D <sub>H</sub>				
00008E <sub>H</sub>	Reception interrupt enable register	RIER	R/W	00000000 00000000 <sub>B</sub>
00008F <sub>H</sub>				

**List of Control Registers (2)**

Address	Register	Abbreviation	Access	Initial Value
CAN1				
007D00 <sub>H</sub>	Control status register	CSR	R/W, W R/W, R	0XXXX0X1 00XXXX00 <sub>B</sub>
007D01 <sub>H</sub>				
007D02 <sub>H</sub>	Last event indicator register	LEIR	R/W	000X0000 XXXXXXXX <sub>B</sub>
007D03 <sub>H</sub>				
007D04 <sub>H</sub>	Receive and transmit error counter	RTEC	R	00000000 00000000 <sub>B</sub>
007D05 <sub>H</sub>				
007D06 <sub>H</sub>	Bit timing register	BTR	R/W	11111111 X1111111 <sub>B</sub>
007D07 <sub>H</sub>				
007D08 <sub>H</sub>	IDE register	IDER	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
007D09 <sub>H</sub>				
007D0A <sub>H</sub>	Transmit RTR register	TRTRR	R/W	00000000 00000000 <sub>B</sub>
007D0B <sub>H</sub>				
007D0C <sub>H</sub>	Remote frame receive waiting register	RFWTR	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
007D0D <sub>H</sub>				
007D0E <sub>H</sub>	Transmit interrupt enable register	TIER	R/W	00000000 00000000 <sub>B</sub>
007D0F <sub>H</sub>				
007D10 <sub>H</sub>	Acceptance mask select register	AMSR	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
007D11 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007D12 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007D13 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007D14 <sub>H</sub>	Acceptance mask register 0	AMR0	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
007D15 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007D16 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007D17 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007D18 <sub>H</sub>	Acceptance mask register 1	AMR1	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
007D19 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007D1A <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007D1B <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>

**List of Message Buffers (ID Registers)**

Address	Register	Abbreviation	Access	Initial Value
<b>CAN1</b>				
007C00 <sub>H</sub> to 007C1F <sub>H</sub>	General-purpose RAM	—	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007C20 <sub>H</sub>	ID register 0	IDR0	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
007C21 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C22 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C23 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C24 <sub>H</sub>	ID register 1	IDR1	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
007C25 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C26 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C27 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C28 <sub>H</sub>	ID register 2	IDR2	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
007C29 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C2A <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C2B <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C2C <sub>H</sub>	ID register 3	IDR3	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
007C2D <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C2E <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C2F <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C30 <sub>H</sub>	ID register 4	IDR4	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
007C31 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C32 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C33 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C34 <sub>H</sub>	ID register 5	IDR5	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
007C35 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C36 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C37 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C38 <sub>H</sub>	ID register 6	IDR6	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
007C39 <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C3A <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C3B <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C3C <sub>H</sub>	ID register 7	IDR7	R/W	XXXXXXXX XXXXXXXX <sub>B</sub>
007C3D <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C3E <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>
007C3F <sub>H</sub>				XXXXXXXX XXXXXXXX <sub>B</sub>

*(Continued)*

(Continued)

Address	Register	Abbreviation	Access	Initial Value
<b>CAN1</b>				
007C40 <sub>H</sub>	ID register 8	IDR8	R/W	XXXXXXXXXXXXXXXX <sub>B</sub>
007C41 <sub>H</sub>				
007C42 <sub>H</sub>				
007C43 <sub>H</sub>				XXXXXXXXXXXXXXXX <sub>B</sub>
007C44 <sub>H</sub>	ID register 9	IDR9	R/W	XXXXXXXXXXXXXXXX <sub>B</sub>
007C45 <sub>H</sub>				
007C46 <sub>H</sub>				
007C47 <sub>H</sub>				XXXXXXXXXXXXXXXX <sub>B</sub>
007C48 <sub>H</sub>	ID register 10	IDR10	R/W	XXXXXXXXXXXXXXXX <sub>B</sub>
007C49 <sub>H</sub>				
007C4A <sub>H</sub>				
007C4B <sub>H</sub>				XXXXXXXXXXXXXXXX <sub>B</sub>
007C4C <sub>H</sub>	ID register 11	IDR11	R/W	XXXXXXXXXXXXXXXX <sub>B</sub>
007C4D <sub>H</sub>				
007C4E <sub>H</sub>				
007C4F <sub>H</sub>				XXXXXXXXXXXXXXXX <sub>B</sub>
007C50 <sub>H</sub>	ID register 12	IDR12	R/W	XXXXXXXXXXXXXXXX <sub>B</sub>
007C51 <sub>H</sub>				
007C52 <sub>H</sub>				
007C53 <sub>H</sub>				XXXXXXXXXXXXXXXX <sub>B</sub>
007C54 <sub>H</sub>	ID register 13	IDR13	R/W	XXXXXXXXXXXXXXXX <sub>B</sub>
007C55 <sub>H</sub>				
007C56 <sub>H</sub>				
007C57 <sub>H</sub>				XXXXXXXXXXXXXXXX <sub>B</sub>
007C58 <sub>H</sub>	ID register 14	IDR14	R/W	XXXXXXXXXXXXXXXX <sub>B</sub>
007C59 <sub>H</sub>				
007C5A <sub>H</sub>				
007C5B <sub>H</sub>				XXXXXXXXXXXXXXXX <sub>B</sub>
007C5C <sub>H</sub>	ID register 15	IDR15	R/W	XXXXXXXXXXXXXXXX <sub>B</sub>
007C5D <sub>H</sub>				
007C5E <sub>H</sub>				
007C5F <sub>H</sub>				XXXXXXXXXXXXXXXX <sub>B</sub>



**List of Message Buffers (DLC Registers and Data Registers)**

Address	Register	Abbreviation	Access	Initial Value
<b>CAN1</b>				
007C60 <sub>H</sub>	DLC register 0	DLCR0	R/W	XXXXXXXX <sub>B</sub>
007C61 <sub>H</sub>				
007C62 <sub>H</sub>	DLC register 1	DLCR1	R/W	XXXXXXXX <sub>B</sub>
007C63 <sub>H</sub>				
007C64 <sub>H</sub>	DLC register 2	DLCR2	R/W	XXXXXXXX <sub>B</sub>
007C65 <sub>H</sub>				
007C66 <sub>H</sub>	DLC register 3	DLCR3	R/W	XXXXXXXX <sub>B</sub>
007C67 <sub>H</sub>				
007C68 <sub>H</sub>	DLC register 4	DLCR4	R/W	XXXXXXXX <sub>B</sub>
007C69 <sub>H</sub>				
007C6A <sub>H</sub>	DLC register 5	DLCR5	R/W	XXXXXXXX <sub>B</sub>
007C6B <sub>H</sub>				
007C6C <sub>H</sub>	DLC register 6	DLCR6	R/W	XXXXXXXX <sub>B</sub>
007C6D <sub>H</sub>				
007C6E <sub>H</sub>	DLC register 7	DLCR7	R/W	XXXXXXXX <sub>B</sub>
007C6F <sub>H</sub>				
007C70 <sub>H</sub>	DLC register 8	DLCR8	R/W	XXXXXXXX <sub>B</sub>
007C71 <sub>H</sub>				
007C72 <sub>H</sub>	DLC register 9	DLCR9	R/W	XXXXXXXX <sub>B</sub>
007C73 <sub>H</sub>				
007C74 <sub>H</sub>	DLC register 10	DLCR10	R/W	XXXXXXXX <sub>B</sub>
007C75 <sub>H</sub>				
007C76 <sub>H</sub>	DLC register 11	DLCR11	R/W	XXXXXXXX <sub>B</sub>
007C77 <sub>H</sub>				
007C78 <sub>H</sub>	DLC register 12	DLCR12	R/W	XXXXXXXX <sub>B</sub>
007C79 <sub>H</sub>				
007C7A <sub>H</sub>	DLC register 13	DLCR13	R/W	XXXXXXXX <sub>B</sub>
007C7B <sub>H</sub>				
007C7C <sub>H</sub>	DLC register 14	DLCR14	R/W	XXXXXXXX <sub>B</sub>
007C7D <sub>H</sub>				
007C7E <sub>H</sub>	DLC register 15	DLCR15	R/W	XXXXXXXX <sub>B</sub>
007C7F <sub>H</sub>				

*(Continued)*

Address	Register	Abbreviation	Access	Initial Value
<b>CAN1</b>				
007C80 <sub>H</sub> to 007C87 <sub>H</sub>	Data register 0 (8 bytes)	DTR0	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007C88 <sub>H</sub> to 007C8F <sub>H</sub>	Data register 1 (8 bytes)	DTR1	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007C90 <sub>H</sub> to 007C97 <sub>H</sub>	Data register 2 (8 bytes)	DTR2	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007C98 <sub>H</sub> to 007C9F <sub>H</sub>	Data register 3 (8 bytes)	DTR3	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CA0 <sub>H</sub> to 007CA7 <sub>H</sub>	Data register 4 (8 bytes)	DTR4	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CA8 <sub>H</sub> to 007CAF <sub>H</sub>	Data register 5 (8 bytes)	DTR5	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CB0 <sub>H</sub> to 007CB7 <sub>H</sub>	Data register 6 (8 bytes)	DTR6	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CB8 <sub>H</sub> to 007CBF <sub>H</sub>	Data register 7 (8 bytes)	DTR7	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CC0 <sub>H</sub> to 007CC7 <sub>H</sub>	Data register 8 (8 bytes)	DTR8	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CC8 <sub>H</sub> to 007CCF <sub>H</sub>	Data register 9 (8 bytes)	DTR9	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CD0 <sub>H</sub> to 007CD7 <sub>H</sub>	Data register 10 (8 bytes)	DTR10	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CD8 <sub>H</sub> to 007CDF <sub>H</sub>	Data register 11 (8 bytes)	DTR11	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CE0 <sub>H</sub> to 007CE7 <sub>H</sub>	Data register 12 (8 bytes)	DTR12	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CE8 <sub>H</sub> to 007CEF <sub>H</sub>	Data register 13 (8 bytes)	DTR13	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>

*(Continued)*

(Continued)

Address	Register	Abbreviation	Access	Initial Value
<b>CAN1</b>				
007CF0 <sub>H</sub> to 007CF7 <sub>H</sub>	Data register 14 (8 bytes)	DTR14	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CF8 <sub>H</sub> to 007CFF <sub>H</sub>	Data register 15 (8 bytes)	DTR15	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>

**10. Interrupt Factors, Interrupt Vectors, Interrupt Control Register**

Interrupt cause	EI <sup>2</sup> OS corresponding	Interrupt vector		Interrupt control register	
		Number	Address	Number	Address
Reset	N	#08	FFFFDC <sub>H</sub>	—	—
INT9 instruction	N	#09	FFFFD8 <sub>H</sub>	—	—
Exception	N	#10	FFFFD4 <sub>H</sub>	—	—
Reserved	N	#11	FFFFD0 <sub>H</sub>	ICR00	0000B0 <sub>H</sub>
Reserved	N	#12	FFFFCC <sub>H</sub>		
CAN 1 reception	N	#13	FFFFC8 <sub>H</sub>	ICR01	0000B1 <sub>H</sub>
CAN 1 transmission/node status	N	#14	FFFFC4 <sub>H</sub>		
Reserved	N	#15	FFFFC0 <sub>H</sub>	ICR02	0000B2 <sub>H</sub>
Reserved	N	#16	FFFFBC <sub>H</sub>		
Reserved	N	#17	FFFFB8 <sub>H</sub>	ICR03	0000B3 <sub>H</sub>
Reserved	N	#18	FFFFB4 <sub>H</sub>		
16-bit reload timer 2	Y1	#19	FFFFB0 <sub>H</sub>	ICR04	0000B4 <sub>H</sub>
16-bit reload timer 3	Y1	#20	FFFFAC <sub>H</sub>		
Reserved	N	#21	FFFFA8 <sub>H</sub>	ICR05	0000B5 <sub>H</sub>
Reserved	N	#22	FFFFA4 <sub>H</sub>		
PPG C/D	N	#23	FFFFA0 <sub>H</sub>	ICR06	0000B6 <sub>H</sub>
PPG A/B/E/F	N	#24	FFFF9C <sub>H</sub>		
Timebase timer	N	#25	FFFF98 <sub>H</sub>	ICR07	0000B7 <sub>H</sub>
External interrupt 8 to 11	Y1	#26	FFFF94 <sub>H</sub>		
Reserved	N	#27	FFFF90 <sub>H</sub>	ICR08	0000B8 <sub>H</sub>
External interrupt 12 to 15	Y1	#28	FFFF8C <sub>H</sub>		
A/D converter	Y1	#29	FFFF88 <sub>H</sub>	ICR09	0000B9 <sub>H</sub>
I/O timer 0	N	#30	FFFF84 <sub>H</sub>		
Reserved	N	#31	FFFF80 <sub>H</sub>	ICR10	0000BA <sub>H</sub>
Reserved	N	#32	FFFF7C <sub>H</sub>		
Input capture 0 to 3	Y1	#33	FFFF78 <sub>H</sub>	ICR11	0000BB <sub>H</sub>
Reserved	N	#34	FFFF74 <sub>H</sub>		
UART 0 reception	Y2	#35	FFFF70 <sub>H</sub>	ICR12	0000BC <sub>H</sub>
UART 0 transmission	Y1	#36	FFFF6C <sub>H</sub>		
UART 1 reception	Y2	#37	FFFF68 <sub>H</sub>	ICR13	0000BD <sub>H</sub>
UART 1 transmission	Y1	#38	FFFF64 <sub>H</sub>		

*(Continued)*

(Continued)

Interrupt cause	EI <sup>2</sup> OS corresponding	Interrupt vector		Interrupt control register	
		Number	Address	Number	Address
UART 2 reception	Y2	#39	FFFF60 <sub>H</sub>	ICR14	0000BE <sub>H</sub>
UART 2 transmission	Y1	#40	FFFF5C <sub>H</sub>		
Flash memory	N	#41	FFFF58 <sub>H</sub>	ICR15	0000BF <sub>H</sub>
Delayed interrupt generation module	N	#42	FFFF54 <sub>H</sub>		

Y1 : Usable

Y2 : Usable, with EI<sup>2</sup>OS stop function

N : Unusable

- Notes :
- The peripheral resources sharing the ICR register have the same interrupt level.
  - When the peripheral resources sharing the ICR register use extended intelligent I/O service, only one can use extended intelligent I/O service at a time.
  - When either of the 2 peripheral resources sharing the ICR register specifies extended intelligent I/O service, the other one cannot use interrupts.

## 11. Electrical Characteristics


### 11.1 Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage*1	$V_{CC}$	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	
	$AV_{CC}$	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	$V_{CC} = AV_{CC}^{*2}$
	AVR	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	$AV_{CC} \square AVR^{*2}$
Input voltage*1	$V_I$	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	*3
Output voltage*1	$V_O$	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	*3
Maximum clamp current	$I_{CLAMP}$	-2.0	+2.0	mA	*6
Total Maximum clamp current	$\Sigma  I_{CLAMP} $	—	40	mA	*6
“L” level maximum output current	$I_{OL1}$	—	15	mA	*4
	$I_{OL2}$	—	40	mA	*5
“L” level average output current	$I_{OLAV1}$	—	4	mA	*4
	$I_{OLAV2}$	—	30	mA	*5
“L” level maximum overall output current	$\Sigma I_{OL1}$	—	125	mA	*4
	$\Sigma I_{OL2}$	—	160	mA	*5
“L” level average overall output current	$\Sigma I_{OLAV1}$	—	40	mA	*4 $+105\text{ }^\circ\text{C} < T_A \leq +125\text{ }^\circ\text{C}$
	$\Sigma I_{OLAV2}$	—	40	mA	*5 $+105\text{ }^\circ\text{C} < T_A \leq +125\text{ }^\circ\text{C}$
	$\Sigma I_{OLAV1}$	—	40	mA	*4 $-40\text{ }^\circ\text{C} \leq T_A \leq +105\text{ }^\circ\text{C}$
	$\Sigma I_{OLAV2}$	—	40	mA	*5 $-40\text{ }^\circ\text{C} \leq T_A \leq +105\text{ }^\circ\text{C}$
“H” level maximum output current	$I_{OH1}$	—	-15	mA	*4
	$I_{OH2}$	—	-40	mA	*5
“H” level average output current	$I_{OHAV1}$	—	-4	mA	*4
	$I_{OHAV2}$	—	-30	mA	*5
“H” level maximum overall output current	$\Sigma I_{OH1}$	—	-125	mA	*4
	$\Sigma I_{OH2}$	—	-160	mA	*5
“H” level average overall output current	$\Sigma I_{OHAV1}$	—	-40	mA	*4 $+105\text{ }^\circ\text{C} < T_A \leq +125\text{ }^\circ\text{C}$
	$\Sigma I_{OHAV2}$	—	-40	mA	*5 $+105\text{ }^\circ\text{C} < T_A \leq +125\text{ }^\circ\text{C}$
	$\Sigma I_{OHAV1}$	—	-40	mA	*4 $-40\text{ }^\circ\text{C} \leq T_A \leq +105\text{ }^\circ\text{C}$
	$\Sigma I_{OHAV2}$	—	-40	mA	*5 $-40\text{ }^\circ\text{C} \leq T_A \leq +105\text{ }^\circ\text{C}$
Power consumption	$P_D$	—	420	mW	
Operating temperature	$T_A$	-40	+105	$^\circ\text{C}$	
		-40	+125	$^\circ\text{C}$	*7
Storage temperature	$T_{STG}$	-55	+150	$^\circ\text{C}$	

(Continued)

(Continued)

- \*1 : This parameter is based on  $V_{SS} = AV_{SS} = 0$  V.
- \*2 : Set  $AV_{CC}$  and  $V_{CC}$  to the same voltage. Make sure that  $AV_{CC}$  does not exceed  $V_{CC}$  and that the voltage at the analog inputs does not exceed  $AV_{CC}$  when the power is switched on.
- \*3 :  $V_I$  and  $V_O$  should not exceed  $V_{CC} + 0.3$  V.  $V_I$  should not exceed the specified ratings. However, if the maximum current to/from an input is limited by some means with external components, the  $I_{CLAMP}$  rating supersedes the  $V_I$  rating.
- \*4 : Applicable to pins : P24 to P27, P40 to P44, P50 to P57, P60 to P67, P80, P82 to P87
- \*5 : Applicable to pins : P20 to P23
- \*6 : Applicable to pins : P20 to P27, P40 to P44, P50 to P55, P57, P60 to P67, P80, P82 to P87
  - Use within recommended operating conditions.
  - Use at DC voltage (current) .
  - The +B signal should always be applied a connecting limit resistance between the +B signal and the microcontroller.
  - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
  - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the  $V_{CC}$  pin, and this may affect other devices.
  - Note that if a +B signal is inputted when the microcontroller power supply is off (not fixed at 0 V) , the power supply is provided from the pins, so that incomplete operation may result.
  - Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting power supply voltage may not be sufficient to operate the power-on reset.
  - Care must be taken not to leave the +B input pin open.
  - Recommended circuit sample :




- \*7 : If used exceeding  $T_A = +105$  °C, please consult with us due to the restricted reliability.  
It is ensured to write/erase data to the Flash memory between  $T_A = -40$  °C and  $+105$  °C.

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

**11.2 Recommended Conditions**
 $(V_{SS} = AV_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Value			Unit	Remarks
		Min	Typ	Max		
Power supply voltage	$V_{CC}, AV_{CC}$	3.0	5.0	5.5	V	Under normal operation
		2.6	—	5.5	V	Maintains RAM data in stop mode
Smoothing capacitor	$C_S$	0.1	—	1.0	$\mu\text{F}$	Use a ceramic capacitor or comparable capacitor of the AC characteristics. Bypass capacitor at the $V_{CC}$ pin should be greater than this capacitor.
Operating temperature	$T_A$	-40	—	+105	$^{\circ}\text{C}$	
		-40	—	+125	$^{\circ}\text{C}$	*

\* : For the restricted reliability, contact us if use the devices over  $T_a=+105 \text{ }^{\circ}\text{C}$ .  
 It is ensured to write/erase data to the Flash memory between  $T_A = -40 \text{ }^{\circ}\text{C}$  and  $+105 \text{ }^{\circ}\text{C}$ .

**• C Pin Connection Diagram**


**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



**11.3 DC Characteristics**

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Input "H" voltage	V <sub>IHS</sub>	—	—	0.8 V <sub>CC</sub>	—	V <sub>CC</sub> + 0.3	V	Pin inputs if CMOS hysteresis input levels are selected
	V <sub>IHA</sub>	—	—	0.8 V <sub>CC</sub>	—	V <sub>CC</sub> + 0.3	V	Pin inputs if Automotive input levels are selected
	V <sub>IHS</sub>	P50, P82, P85	—	0.7 V <sub>CC</sub>	—	V <sub>CC</sub> + 0.3	V	Pin inputs if CMOS hysteresis input levels are selected
	V <sub>IHR</sub>	$\overline{\text{RST}}$	—	0.8 V <sub>CC</sub>	—	V <sub>CC</sub> + 0.3	V	$\overline{\text{RST}}$ input pin (CMOS hysteresis)
	V <sub>IHM</sub>	MD0 to MD2	—	V <sub>CC</sub> - 0.3	—	V <sub>CC</sub> + 0.3	V	MD input pin
Input "L" voltage	V <sub>ILS</sub>	—	—	V <sub>SS</sub> - 0.3	—	0.2 V <sub>CC</sub>	V	Pin inputs if CMOS hysteresis input levels are selected
	V <sub>ILA</sub>	—	—	V <sub>SS</sub> - 0.3	—	0.5 V <sub>CC</sub>	V	Pin inputs if Automotive input levels are selected
	V <sub>ILS</sub>	P50, P82, P85	—	V <sub>SS</sub> - 0.3	—	0.3 V <sub>CC</sub>	V	Pin inputs if CMOS hysteresis input levels are selected
	V <sub>ILR</sub>	$\overline{\text{RST}}$	—	V <sub>SS</sub> - 0.3	—	0.2 V <sub>CC</sub>	V	$\overline{\text{RST}}$ input pin (CMOS hysteresis)
	V <sub>ILM</sub>	MD0 to MD2	—	V <sub>SS</sub> - 0.3	—	V <sub>SS</sub> + 0.3	V	MD input pin
Output "H" voltage	V <sub>OH</sub>	Other than P20 to P23	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -4.0 mA	V <sub>CC</sub> - 0.5	—	—	V	
	V <sub>OHI</sub>	P20 to P23	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -14.0 mA	V <sub>CC</sub> - 0.5	—	—	V	MASK ROM products and Evaluation products only
Output "L" voltage	V <sub>OL</sub>	Other than P20 to P23	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 4.0 mA	—	—	0.4	V	
	V <sub>OLI</sub>	P20 to P23	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 20.0 mA	—	—	0.4	V	MASK ROM products and Evaluation products only
Input leak current	I <sub>IL</sub>	—	V <sub>CC</sub> = 5.5 V, V <sub>SS</sub> < V <sub>I</sub> < V <sub>CC</sub>	-3	—	+3	μA	
Pull-up resistance	R <sub>UP</sub>	P20 to P27, $\overline{\text{RST}}$	—	25	50	100	kΩ	
Pull-down resistance	R <sub>DOWN</sub>	MD2	—	25	50	100	kΩ	MASK ROM products and Evaluation products only

(Continued)

(Continued)

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current*	I <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub> = 5.0 V, Internal frequency : 32 MHz, At normal operation.	—	30	40	mA	
			V <sub>CC</sub> = 5.0 V, Internal frequency : 24 MHz, At normal operation.	—	22.5	30	mA	
			V <sub>CC</sub> = 5.0 V, Internal frequency : 2 MHz, At normal operation.	—	3	7	mA	
			V <sub>CC</sub> = 5.0 V, Internal frequency : 32 MHz, At writing Flash memory.	—	50	65	mA	
			V <sub>CC</sub> = 5.0 V, Internal frequency : 32 MHz, At erasing Flash memory.	—	50	65	mA	
	I <sub>CCS</sub>		V <sub>CC</sub> = 5.0 V, Internal frequency : 32 MHz, At sleep mode.	—	13	23	mA	
	I <sub>CTS</sub>		V <sub>CC</sub> = 5.0 V, Internal frequency : 2 MHz, At main timer mode	—	0.3	0.9	mA	
	I <sub>CTSPLL</sub> 8		V <sub>CC</sub> = 5.0 V, Internal frequency : 32 MHz, At PLL timer mode, External frequency = 4 MHz	—	4	7	mA	
I <sub>CCH</sub>	V <sub>CC</sub> = 5.0 V, At stop mode, T <sub>A</sub> = +25°C	—	25	100	μA			
Input capacity	C <sub>IN</sub>	Other than AV <sub>CC</sub> , AV <sub>SS</sub> , AVR, V <sub>CC</sub> , V <sub>SS</sub> , C	—	5	15	pF		


\* : The power supply current is measured with an external clock.

**11.4 AC Characteristics**

11.4.1 Clock Timing


Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Clock frequency	$f_C$	X0, X1	3	—	16	MHz	1/2 when PLL stops, When using an oscillation circuit
			4	—	16	MHz	PLL × 1, When using an oscillation circuit
			4	—	16	MHz	PLL × 2, When using an oscillation circuit
			4	—	10	MHz	PLL × 3, When using an oscillation circuit
			4	—	8	MHz	PLL × 4, When using an oscillation circuit
			4	—	5	MHz	PLL × 6, When using an oscillation circuit
			4	—	4	MHz	PLL × 8, When using an oscillation circuit
Clock cycle time	$t_{CYL}$	X0, X1	62.5	—	333	ns	When using an oscillation circuit
Internal operating clock frequency (machine clock)	$f_{CP}$	—	1.5	—	32	MHz	When using main clock
Internal operating clock cycle time (machine clock)	$t_{CP}$	—	31.25	—	666	ns	When using main clock

• **When using an oscillation circuit**




Note : The amplitude of MB90V950AMAS is the same as Vcc.

• Guaranteed PLL Operation Range



**Guaranteed operation range of MB90910 series**




\* : When using the oscillation circuit, the maximum oscillation clock frequency is 16 MHz.

11.4.2 Reset Standby Input


Parameter	Symbol	Pin name	Value		Unit	Remarks
			Min	Max		
Reset input time	$t_{RSTL}$	$\overline{RST}$	500	—	ns	Under normal operation
			Oscillation time of oscillator* + 100 $\mu$ s	—	$\mu$ s	In stop mode
			100	—	$\mu$ s	In timebase timer mode

\* : Oscillation time of oscillator is the time that the amplitude reaches 90%. In the crystal oscillator, the oscillation time is between several ms and tens of ms. In ceramic oscillators, the oscillation time is between hundreds of  $\mu$ s and several ms. An External clock of oscillation time is 0 ms.




**11.4.3 Power-on Reset**

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
				Min	Max		
Power on rise time	$t_R$	$V_{CC}$	—	0.05	30	ms	
Power off time	$t_{OFF}$	$V_{CC}$		1	—	ms	Due to repetitive operation





Note : If you change the power supply voltage too rapidly, a power-on reset may occur. We recommend that you start up smoothly by restraining voltages when changing the power supply voltage during operation, as shown in the figure below. Perform while not using the PLL clock. However, if voltage drops are within 1 V/s, you can operate while using the PLL clock.


**11.4.4 UART**

ESCR : SCES = 0, ECCR : SCDE = 0

Parameter	Symbol	Condition	Value		Unit
			Min	Max	
Serial clock cycle time	$t_{SCYC}$	Internal shift clock operation $C_L = 80pF + 1TTL.$	5 tcp*	—	ns
SCK ↓ → SOT delay time	$t_{SLOVI}$		- 50	+ 50	ns
SIN → SCK ↑ setup time	$t_{IVSHI}$		tcp + 80	—	ns
SCK ↑ → SIN hold time	$t_{SHIXI}$		0	—	ns
Serial clock "L" pulse width	$t_{SLSH}$	External shift clock operation $C_L = 80pF + 1TTL.$	3 tcp - $t_R$	—	ns
Serial clock "H" pulse width	$t_{SHSL}$		tcp + 10	—	ns
SCK ↓ → SOT delay time	$t_{SLOVE}$		—	2 tcp + 60	ns
SIN → SCK ↑ setup time	$t_{IVSHE}$		30	—	ns
SCK ↑ → SIN hold time	$t_{SHIXE}$		tcp + 30	—	ns
SCK fall time	$t_F$		—	10	ns
SCK rise time	$t_R$		—	10	ns


\*: The tcp indicates machine clock




ESCR : SCES = 1, ECCR : SCDE = 0

Parameter	Symbol	Condition	Value		Unit
			Min	Max	
Serial clock cycle time	$t_{SCYC}$	Internal shift clock operation $C_L = 80\text{pF} + 1\text{TTL}$ .	5 tcp*	-	ns
SCK $\uparrow$ $\rightarrow$ SOT delay time	$t_{SHOVI}$		- 50	+ 50	ns
SIN $\rightarrow$ SCK $\downarrow$ setup time	$t_{IVSLI}$		tcp + 80	-	ns
SCK $\downarrow$ $\rightarrow$ SIN hold time	$t_{SLIXI}$		0	-	ns
Serial clock "H" pulse width	$t_{SHSL}$	External shift clock operation $C_L = 80\text{pF} + 1\text{TTL}$ .	$3 \text{ tcp} - t_R$	-	ns
Serial clock "L" pulse width	$t_{SLSH}$		tcp + 10	-	ns
SCK $\uparrow$ $\rightarrow$ SOT delay time	$t_{SHOVE}$		-	$2 \text{ tcp} + 60$	ns
SIN $\rightarrow$ SCK $\downarrow$ setup time	$t_{IVSLE}$		30	-	ns
SCK $\downarrow$ $\rightarrow$ SIN hold time	$t_{SLIXE}$		tcp + 30	-	ns
SCK fall time	$t_F$		-	10	ns
SCK rise time	$t_R$		-	10	ns

\*: The tcp indicates machine clock








ESCR : SCES = 0, ECCR : SCDE = 1

Parameter	Symbol	Condition	Value		Unit
			Min	Max	
Serial clock cycle time	$t_{SCYC}$	Internal shift clock operation $C_L = 80\text{pF} + 1\text{TTL}$ .	$5\text{ tcp}^*$	-	ns
SCK $\uparrow$ $\rightarrow$ SOT delay time	$t_{SHOVI}$		- 50	+ 50	ns
SIN $\rightarrow$ SCK $\downarrow$ setup time	$t_{IVSLI}$		$\text{tcp} + 80$	-	ns
SCK $\downarrow$ $\rightarrow$ SIN hold time	$t_{SLIXI}$		0	-	ns
SOT $\rightarrow$ SCK $\downarrow$ delay time	$t_{SOVLI}$		$3\text{ tcp} - 70$	-	ns


\*: The tcp indicates machine clock



ESCR : SCES = 1, ECCR : SCDE = 1

Parameter	Symbol	Condition	Value		Unit
			Min	Max	
Serial clock cycle time	$t_{SCYC}$	Internal clock operation $C_L = 80pF + 1TTL.$	$5 t_{cp}^*$	–	ns
SCK ↓ → SOT delay time	$t_{SLOVI}$		– 50	+ 50	ns
SIN → SCK ↑ setup time	$t_{VSHI}$		$t_{cp} + 80$	–	ns
SCK ↑ → SIN hold time	$t_{SHIXI}$		0	–	ns
SOT → SCK ↑ delay time	$t_{SOVHI}$		$3 t_{cp} - 70$	–	ns


\*: The  $t_{cp}$  indicates machine clock



**11.4.5 Trigger Input Timing**

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Input pulse width	$t_{TRGH}$ $t_{TRGL}$	INT8, INT9R INT10, INT11 INT12R, INT13 INT14R, INT15R ADTG	–	$5 t_{CP}$	–	ns


Note :  $t_{CP}$  is internal operating clock cycle time (machine clock) . Refer to “ (1) Clock Timing”.



11.4.6 Timer Related Resource Input Timing


Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
Input pulse width	$t_{TIWH}$	TIN2, TIN3 IN0 to IN3	—	4 $t_{CP}$	—	ns
	$t_{TIWL}$					

Note :  $t_{CP}$  is internal operating clock cycle time (machine clock) . Refer to “ (1) Clock Timing”.




11.4.7 Timer Related Resource Output Timing

Parameter	Symbol	Pin name	Condition	Value		Unit
				Min	Max	
CLK $\uparrow$ $\rightarrow$ $T_{OUT}$ change time	$t_{TO}$	TOT2, TOT3 PPGA to PPGF	—	30	—	ns



11.4.8 CAN PLL cycle jitter

Parameter	Symbol	Pin name	Condition	Value			Unit	Remarks
				Min	Typ	Max		
CAN PLL cycle jitter (When locked)	$t_{PJ}$	—	—	- 10	—	+ 10	ns	$F_{CP} =$ 16 MHz (4 MHz multiplied by 4) 24 MHz (4 MHz multiplied by 6) 32 MHz (4 MHz multiplied by 8)



**11.5 A/D Converter**
 $(3.0\text{ V} \leq \text{AVR} = \text{AV}_{\text{SS}})$ 


Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	—	—	—	—	10	bit	
Total error	—	—	—	—	$\pm 3.0$	LSB	
Nonlinearity error	—	—	—	—	$\pm 2.5$	LSB	
Differential nonlinearity error	—	—	—	—	$\pm 1.9$	LSB	
Zero reading voltage	$V_{\text{OT}}$	AN0 to AN15	$\text{AV}_{\text{SS}} - 1.5\text{LSB}$	$\text{AV}_{\text{SS}} + 0.5\text{LSB}$	$\text{AV}_{\text{SS}} + 2.5\text{LSB}$	V	
Full scale reading voltage	$V_{\text{FST}}$	AN0 to AN15	$\text{AVR} - 3.5\text{LSB}$	$\text{AVR} - 1.5\text{LSB}$	$\text{AVR} + 0.5\text{LSB}$	V	
Compare time	—	—	0.66	—	16500	$\mu\text{s}$	$4.5\text{ V} \leq \text{AV}_{\text{CC}} \leq 5.5\text{ V}$
			2.2				$3.0\text{ V} \leq \text{AV}_{\text{CC}} < 4.5\text{ V}$
Sampling time	—	—	0.4	—	$\infty$	$\mu\text{s}$	$4.5\text{ V} \leq \text{AV}_{\text{CC}} \leq 5.5\text{ V}$
			1.0				$3.0\text{ V} \leq \text{AV}_{\text{CC}} < 4.5\text{ V}$
Analog port input current	$I_{\text{AIN}}$	AN0 to AN15	-3	—	+3	$\mu\text{A}$	
Analog input voltage range	$V_{\text{AIN}}$	AN0 to AN15	$\text{AV}_{\text{SS}}$	—	AVR	V	
Reference voltage range	—	AVR	$\text{AV}_{\text{SS}} + 2.7$	—	$\text{AV}_{\text{CC}}$	V	
Power supply current	$I_{\text{A}}$	$\text{AV}_{\text{CC}}$	—	3.5	7.5	mA	
	$I_{\text{AH}}$	$\text{AV}_{\text{CC}}$	—	—	5	$\mu\text{A}$	*
Reference voltage supply current	$I_{\text{R}}$	AVR	—	600	900	$\mu\text{A}$	
	$I_{\text{RH}}$	AVR	—	—	5	$\mu\text{A}$	*
Offset between input channels	—	AN0 to AN15	—	—	4	LSB	

\* : If A/D converter is not operating, a current when CPU is stopped is applicable ( $V_{\text{CC}} = \text{AV}_{\text{CC}} = \text{AVR} = 5.0\text{ V}$ ) .

• **About the external impedance of analog input and its sampling time**

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage changed to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the resistor value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. And, if the sampling time cannot be sufficient, connect a capacitor of about 0.1  $\mu\text{F}$  to the analog input pin.

• **Analog input equivalent circuit model**




Note : The values are reference values.

MB90V950AMAS	$4.5 \text{ V} \leq AV_{CC} \leq 5.5 \text{ V}$ : $R \approx 2.52 \text{ k}\Omega$ , $C \approx 10.7 \text{ pF}$
	$4.0 \text{ V} \leq AV_{CC} < 4.5 \text{ V}$ : $R \approx 13.6 \text{ k}\Omega$ , $C \approx 10.7 \text{ pF}$
MB90F912BS	$4.5 \text{ V} \leq AV_{CC} \leq 5.5 \text{ V}$ : $R \approx 4.1 \text{ k}\Omega$ , $C \approx 8.5 \text{ pF}$
MB90911AS	$4.0 \text{ V} \leq AV_{CC} < 4.5 \text{ V}$ : $R \approx 10.33 \text{ k}\Omega$ , $C \approx 8.5 \text{ pF}$

**11.6 Definition of A/D Converter Terms**


- Resolution : Analog variation that is recognized by an A/D converter.
- Non linearity error : Deviation between a line across zero-transition line ( "00 0000 0000<sub>B</sub>" ← → "00 0000 0001<sub>B</sub>" ) and full-scale transition line ( "11 1111 1110<sub>B</sub>" ← → "11 1111 1111<sub>B</sub>" ) and actual conversion characteristics.
- Differential linearity error : Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.
- Total error : Difference between an actual value and an theoretical value. A total error includes zero transition error, full-scale transition error, and linear error.



(Continued)




(Continued)




- The relationship between external impedance and minimum sampling time

- At  $4.5\text{ V} \leq AV_{CC} \leq 5.5\text{ V}$

(External impedance = 0 kΩ to 100 kΩ)




(External impedance = 0 kΩ to 20 kΩ)




	Minimum sampling time [μs] ( $4.5\text{ V} \leq AV_{CC} \leq 5.5\text{ V}$ )		
External impedance [kΩ]	5	10	50
MB90911AS/MB90F912BS	0.54	0.84	3.22
MB90V950AMAS	0.56	0.94	3.93

- At  $3.0\text{ V} \leq AV_{CC} < 4.5\text{ V}$

(External impedance = 0 kΩ to 100 kΩ)



(External impedance = 0 kΩ to 20 kΩ)



	Minimum sampling time [μs] ( $3.0\text{ V} \leq AV_{CC} < 4.5\text{ V}$ )		
External impedance [kΩ]	5	10	50
MB90911AS/MB90F912BS	0.91	1.21	3.59
MB90V950AMAS	1.39	1.77	4.76

- About errors

As  $|AVR - AV_{SS}|$  becomes smaller, values of relative errors grow larger.

**11.7 Flash Memory Program/Erase Characteristics**


Parameter	Conditions	Value			Unit	Remarks
		Min	Typ	Max		
Sector erase time	$T_A = +25\text{ }^\circ\text{C}$ $V_{CC} = 5.0\text{ V}$	—	0.9	3.6	s	Excludes programming prior to erasure
Chip erase time		—	5.4	21.6	s	
Byte (8-bit width) programming time		—	15	240	$\mu\text{s}$	Except for the overhead time of the system level
Word (16-bit width) programming time		—	23	370	$\mu\text{s}$	
Program/Erase cycle	$T_A > +85\text{ }^\circ\text{C}$	10000	—	—	cycle	
	$T_A \leq +85\text{ }^\circ\text{C}$	100000	—	—	cycle	
Flash memory data retention time	Average $T_A = +85\text{ }^\circ\text{C}$	20	—	—	year	*


\* : Corresponding value comes from the technology reliability evaluation result (using Arrhenius equation to translate high temperature measurements into normalized value at  $+85\text{ }^\circ\text{C}$ ) .

## 12. Ordering Information

Part number	Package	Remarks
MB90F912BSPMC	48-pin plastic LQFP (FPT-48P-M26)	
MB90911ASPMC		
MB90V950AMASCR-ES	299-pin ceramic PGA (PGA-299C-A01)	For evaluation

**13. Package Dimension**

<p style="text-align: center;">48-pin plastic LQFP</p>  <p style="text-align: center;">(FPT-48P-M26)</p>	Lead pitch	0.50 mm
	Package width × package length	7 × 7 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Weight	0.17 g
	Code (Reference)	P-LFQFP48-7×7-0.50



## 14. Major Changes

Section	Change Results
—	Changed the part number. MB90F912AS → MB90F912BS MB90V950MAS → MB90V950AMAS
Product Lineup MB90V950AMAS	Corrected the adapter board. MB2147-20 Rev.04C → MB2147-20 Rev.04C or later
Pin Description Pin No.18,Pin No.19, Pin No.33 to Pin No.35,Pin No.36	Added the function as follows for pins P56, P57, P23 to P21, P20. (Different I/O circuit type from MB90V950AMAS).
I/O Circuit Types TypeC,TypeD	Added to the “Evaluation product” on remarks.
TypeK	Corrected the circuit. CMOS input → CMOS hysteresis input
TypeL	
Handling Devices	Added the item as follows. 3.Using external clock
Block Diagrams MB90V950AMAS	Corrected for the prescaler. 5 channels → 7 channels
Electrical Characteristics DC Characteristics Input “H” voltage	Corrected the pin $V_{IHS}$ . “—” → P50, P82, P85 Corrected the pin $V_{IHR}$ . “—” → $\overline{RST}$ Corrected the pin $V_{IHM}$ . “—” → MD0 to MD2
Input “L” voltage	Corrected the pin $V_{ILS}$ . “—” → P50,P82,P85 Corrected the pin $V_{ILR}$ . “—” → $\overline{RST}$ Corrected the pin $V_{ILM}$ . “—” → MD0 to MD2
Output “H” voltage	Added to remarks of $V_{OH}$ . MASK ROM products and Evaluation products only
Output “L” voltage	Added to remarks of $V_{OL}$ . MASK ROM products and Evaluation products only
Input leak current	Corrected the value. Min : - 1 → - 3 Max : + 1 → + 3
Pull-down resistance	Corrected the remark. MASK ROM products only → MASK ROM products and Evaluation products only
AC Characteristics Reset Standby Input	Changed the unit for “Oscillation time of oscillator*+ 100 $\mu$ s” . ns → $\mu$ s
CAN PLL cycle jitter	Added the item.

(Continued)

(Continued)

Section	Change Results
A/D Converter	Corrected the remark of "Compare time". 4.5 V ≤ AV <sub>CC</sub> → 4.5 V ≤ AV <sub>CC</sub> ≤ 5.5 V 3.0 V ≤ AV <sub>CC</sub> → 3.0 V ≤ AV <sub>CC</sub> < 4.5 V
	Corrected the remark of "Sampling time". 4.5 V ≤ AV <sub>CC</sub> → 4.5 V ≤ AV <sub>CC</sub> ≤ 5.5 V 3.0 V ≤ AV <sub>CC</sub> → 3.0 V ≤ AV <sub>CC</sub> < 4.5 V
	Changed the value of "Analog port input current". Min : - 0.3 → - 3 Max : + 0.3 → + 3
Ordering Information	Changed the part number. MB90F912ASPMC → MB90F912BSPMC MB90V950MASCR-ES → MB90V950AMASCR-ES

**NOTE: Please see "Document History" about later revised information.**

## Document History

Document Title: MB90911AS/F912BS/V950AMAS F <sup>2</sup> MC-16LX MB90910 Series 16-bit Microcontroller				
Document Number: 002-04578				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	—	AKIH	06/04/2009	Migrated to Cypress and assigned document number 002-04578. No change to document contents or format.
*A	5218093	TAOA	04/12/2016	Updated to Cypress template

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

ARM® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/automotive">cypress.com/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/clocks">cypress.com/clocks</a>
Interface	<a href="http://cypress.com/interface">cypress.com/interface</a>
Lighting & Power Control	<a href="http://cypress.com/powerpsoc">cypress.com/powerpsoc</a>
Memory	<a href="http://cypress.com/memory">cypress.com/memory</a>
PSoC	<a href="http://cypress.com/psoc">cypress.com/psoc</a>
Touch Sensing	<a href="http://cypress.com/touch">cypress.com/touch</a>
USB Controllers	<a href="http://cypress.com/usb">cypress.com/usb</a>
Wireless/RF	<a href="http://cypress.com/wireless">cypress.com/wireless</a>

#### PSoC® Solutions

[cypress.com/psoc](http://cypress.com/psoc)  
PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### Cypress Developer Community

[Community](#) | [Forums](#) | [Blogs](#) | [Video](#) | [Training](#)

#### Technical Support

[cypress.com/support](http://cypress.com/support)

---

© Cypress Semiconductor Corporation, 2008-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.